
78
1477K–AVR–08/10
ATtiny26(L)
Watchdog
Timer
The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1 MHz. This is
the typical value at VCC = 5V. See characterization data for typical values at other VCC levels. By
controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted from 16
to 2048 ms. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. Eight differ-
ent clock cycle periods can be selected to determine the reset period. If the reset period expires
without another Watchdog Reset, the ATtiny26(L) resets and executes from the Reset Vector.
For timing details on the Watchdog Reset, refer to
page 35.To prevent unintentional disabling of the Watchdog, a special turn-off sequence must be fol-
lowed when the Watchdog is disabled. Refer to the description of the Watchdog Timer Control
Register for details.
Figure 43. Watchdog Timer
Watchdog Timer
Control Register –
WDTCR
Bits 7..5 – Res: Reserved Bits
These bits are reserved bits in the ATtiny26(L) and will always read as zero.
Bit 4 – WDCE: Watchdog Change Enable
This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not
be disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to the
description of the WDE bit for a Watchdog disable procedure. In Safety Level 1 and 2, this bit
must also be set when changing the prescaler bits.
Bit 3 – WDE: Watchdog Enable
When the WDE is set (one) the Watchdog Timer is enabled, and if the WDE is cleared (zero) the
Watchdog Timer function is disabled. WDE can be cleared only when the WDCE bit is set(one).
To disable an enabled Watchdog Timer, the following procedure must be followed:
1. In the same operation, write a logical one to WDCE and WDE. A logical one must be writ-
ten to WDE even though it is set to one before the disable operation starts.
2. Within the next four clock cycles, write a logical 0 to WDE. This disables the Watchdog.
Bits 2..0 – WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1, and 0
Normally 1 MHz
WATCHDOG
PRESCLALER
WATCHDOG
RESET
WDP0
WDP1
WDP2
WDE
MCU RESET
Bit
765
4
3210
$21 ($41)
–
WDCE
WDE
WDP2
WDP1
WDP0
WDTCR
Read/Write
R
R/W
Initial Value
000
0
0000