- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45375 > MPM21CUA650B (INTEL CORP) 32-BIT, 650 MHz, MICROPROCESSOR, XMA PDF資料下載
參數(shù)資料
| 型號： | MPM21CUA650B |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 650 MHz, MICROPROCESSOR, XMA |
| 封裝： | MMC-2 |
| 文件頁數(shù)： | 8/64頁 |
| 文件大?。?/td> | 826K |
| 代理商： | MPM21CUA650B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Celeron
Processor Mobile Module MMC-2
at 700 MHz, 650 MHz, 600 MHz, 550 MHz, 500 MHz, and 450 MHz
10
Datasheet
243357-005
3.1.5
Processor and PIIX4E/M Sideband Signals
Table 5 provides descriptions of the processor and PIIX4E/M sideband signals.
NOTE: See Table 8 for V_CPUPU definition.
Table 5.
Processor and PIIX4E/M Sideband Signal Description
Name
Type
Voltage
Description
FERR#
O D
CMOS
V_CPUPU
Numeric Co-processor Error: This pin functions as an FERR# signal
supporting co-processor errors. This signal is tied to the co-processor
error signal on the processor, and it is pulled active low by the
processor to the PIIX4E/M.
IGNNE#
I D
CMOS
V_CPUPU
Ignore Error: This open-drain signal is connected to the Ignore Error
pin on the processor, and it is driven by the PIIX4E/M.
INT#
I D
CMOS
V_CPUPU
Initialization: INIT# is asserted by the PIIX4E/M to the processor for
system initialization. This signal is an open-drain.
INTR
I D
CMOS
V_CPUPU
Processor Interrupt: INTR is driven by the PIIX4E/M to signal the
processor that an interrupt request is pending and needs to be serviced.
This signal is an open-drain.
NMI
I D
CMOS
V_CPUPU
Non-maskable Interrupt: NMI is used to force a non-maskable
interrupt to the processor. The PIIX4E/M ISA bridge generates an NMI
when either SERR# or IOCHK# is asserted, depending on how the NMI
Status and Control Register is programmed. This signal is an open-
drain.
A20M#
I D
CMOS
V_CPUPU
Address Bit 20 Mask: When enabled, this open-drain signal causes
the processor to emulate the address wraparound at 1 MB, which
occurs on the Intel 8086 processor.
SMI#
I D
CMOS
V_CPUPU
System Management Interrupt: SMI# is an active low synchronous
output from the PIIX4E/M that is asserted in response to one of many
enabled hardware or software events. The SMI# open-drain signal can
be an asynchronous input to the processor. However, in this chipset
SMI# is synchronous to PCLK.
STPCLK#
I D
CMOS
V_CPUPU
Stop Clock: STPCLK# is an active-low, synchronous open-drain output
from the PIIX4E/M that is asserted in response to one of many
hardware or software events. STPCLK# connects directly to the
processor, and it is synchronous to PCICLK. When the processor
samples STPCLK# asserted, it responds by entering a low-power state
(Quick Start). The processor will only exit this mode when this signal is
deasserted.
相關PDF資料 |
PDF描述 |
|---|---|
| MPM21CUA550B | 32-BIT, 550 MHz, MICROPROCESSOR, XMA |
| MPM21CUB600A | 32-BIT, 600 MHz, MICROPROCESSOR, XMA |
| MPM21CUB500A | 32-BIT, 500 MHz, MICROPROCESSOR, XMA |
| MPM21CUB600B | 32-BIT, 600 MHz, MICROPROCESSOR, XMA |
| MPM21CUB450A | 32-BIT, 450 MHz, MICROPROCESSOR, XMA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPM-25S | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-05 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-12 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-15 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-24 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
發(fā)布緊急采購，3分鐘左右您將得到回復。