- 您現在的位置：買賣IC網 > PDF目錄26838 > MPC9600FA (MOTOROLA INC) PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 PDF資料下載
參數資料
| 型號： | MPC9600FA |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁數： | 9/12頁 |
| 文件大?。?/td> | 180K |
| 代理商： | MPC9600FA |
MPC9600
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
179
Table 5: AC CHARACTERISTICS (VCC = 3.3 V ±5% or VCC = 2.5 V ±5%, TA = –40° to +85°C)a
Symbol
Condition
Unit
Max
Typ
Min
Characteristics
tJIT(CC)
Cycle-to-cycle Jitterc
All outputs in
B2 configuration
All outputs in
B4 configuration
40
130
180
ps
See application
section for
other
configurations
tJIT(PER)
Period Jitterc
All outputs in
B2 configuration
All outputs in
B4 configuration
25
20
70
100
ps
See application
section for
other
configurations
tJIT()
I/O Phase Jitter (1
s)VCC = 3.3V
VCC = 2.5V
17d
15c
ps
RMS value at
fVCO=400MHz
tLOCK
Maximum PLL Lock Time
5.0
ms
a. AC characteristics are applicable over the entire ambient temperature and supply voltage range and are production tested. AC characteris-
tics apply for parallel output termination of 50
to VTT.
b. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range
and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t().
c. Cycle–to–cycle and period jitter depends on output divider configuration.
d. See applications section for max I/O phase jitter versus frequency.
2
相關PDF資料 |
PDF描述 |
|---|---|
| MPC9608ACR2 | 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9608FAR2 | 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9608AC | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFAR2 | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFA | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC9608 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1:10 LVCMOS Zero Delay Clock Buffer |
| MPC9608AC | 功能描述:時鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608ACR2 | 功能描述:時鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608FA | 功能描述:時鐘緩沖器 3.3V 200MHz Clock Generator RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608FAR2 | 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK BFFR SGL 32LQFP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。