參數(shù)資料
型號： MPC932PFA
廠商： MOTOROLA INC
元件分類： 時鐘及定時
英文描述： PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封裝： TQFP-32
文件頁數(shù)： 4/8頁
文件大?。?/td> 115K
代理商： MPC932PFA
MPC932P
MOTOROLA
TIMING SOLUTIONS
BR1333 — REV 5
4
Qn Outputs @ 100 MHz, QFB Outputs @ 66 MHz
MPC932P AC CHARACTERISTICS (TA = 0 to 70°C, VCCI = VCCA = VCCO = 3.3 ±5%, VCC_CPU = 2.5 ±5%, 1.8 ±100mV)
Symbol
Characteristic
Min
Typ
Max
Unit
Condition
tos
Output-to-Output Skew
200
350
ps
Note 4.
tpd
Reference to EXT_FB Average Delay
TCLK
–150
0
150
ps
fref = 50MHz; Note 6.
tpw
Output Duty Cycle (Note 4.)
Q1:5, QFB
Q_CPU @ 2.5V
Q_CPU @ 1.8V
tCYCLE/2
–350
tCYCLE/2
–500
tCYCLE/2
–800
tCYCLE/2
±200
tCYCLE/2
+150
tCYCLE/2
–375
tCYCLE/2
+350
tCYCLE/2
+500
tCYCLE/2
+50
ps
50
W to VCCO/2.
50
W to VCC_CPU/2.
50
W to VCC_CPU/2.
tr, tf
Output Rise/Fall Time (Note 4.)
Q1:5, QFB
Q_CPU @ 2.5V
Q_CPU @ 1.8V
0.1
1.0
2.5
ns
50
W to VCCO/2.
Measured @
0.8V, 2.0V.
50
W to VCC_CPU/2.
Measured @
0.8V, 1.8V.
50
W to VCC_CPU/2.
Measured @
0.4V, 1.4V.
tPLZ, tPHZ
Output Disable Time
2.0
8.0
ns
50
to VCC/2.
tPZL
Output Enable Time
2.0
10
ns
50
to VCC/2.
tjitter
Cycle–to–Cycle Jitter (Peak–to–Peak)
±100
ps
Note 5.
tlock
Maximum PLL Lock Time
10
ms
Qn Outputs @ 66 MHz, QFB Outputs @ 33 MHz
MPC932P AC CHARACTERISTICS (TA = 0 to 70°C, VCCI = VCCA = VCCO = 3.3 ±5%, VCC_CPU = 2.5 ±5%, 1.8 ±100mV)
Symbol
Characteristic
Min
Typ
Max
Unit
Condition
tos
Output-to-Output Skew
175
350
ps
Note 4.
tpd
Reference to EXT_FB Average Delay
TCLK
–150
0
150
ps
fref = 50MHz; Note 6.
tpw
Output Duty Cycle (Note 4.)
Q1:5, QFB
Q_CPU @ 2.5V
Q_CPU @ 1.8V
tCYCLE/2
–350
tCYCLE/2
–500
tCYCLE/2
–500
tCYCLE/2
±100
tCYCLE/2
±200
tCYCLE/2
±300
tCYCLE/2
+350
tCYCLE/2
+500
tCYCLE/2
+500
ps
50
W to VCCO/2.
50
W to VCC_CPU/2.
50
W to VCC_CPU/2.
tr, tf
Output Rise/Fall Time (Note 4.) Q_CPU, QFB
Q_CPU @ 2.5V
Q_CPU @ 1.8V
0.1
1.0
2.5
ns
50
W to VCCO/2.
Measured @
0.8V, 2.0V.
50
W to VCC_CPU/2.
Measured @
0.8V, 1.8V.
50
W to VCC_CPU/2.
Measured @
0.4V, 1.4V.
tPLZ, tPHZ
Output Disable Time
2.0
8.0
ns
50
to VCC/2.
tPZL
Output Enable Time
2.0
10
ns
50
to VCC/2.
tjitter
Cycle–to–Cycle Jitter (Peak–to–Peak)
±100
ps
Note 5.
tlock
Maximum PLL Lock Time
10
ms
4. Measured with 50
to VCC/2 termination.
5. See Applications Info section for more jitter information.
6. tpd measurement uses the averaging feature of the oscilloscope to remove the jitter component.
相關PDF資料
PDF描述
MPC9331FA PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC9331FAR2 PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC9351FAR2 9351 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC9352AC 9352 SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC9352ACR2 9352 SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
相關代理商/技術參數(shù)
參數(shù)描述
MPC9330 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.3V / 2.5V 1:6 LVCMOS PLL CLOCK GENERATOR
MPC9330AC 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-6 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9330ACR2 功能描述:IC PLL CLOCK GENERATOR 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
MPC9330FA 功能描述:時鐘發(fā)生器及支持產(chǎn)品 3.3V 200MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9330FAR2 制造商:Integrated Device Technology Inc 功能描述:MPC9330FAR2 - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*