參數資料
型號: MPC8533EVTAQFB
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 1000 MHz, RISC PROCESSOR, PBGA783
封裝: 29 X 29 MM, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-783
文件頁數: 58/116頁
文件大?。?/td> 1277K
代理商: MPC8533EVTAQFB
MPC8533E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2
46
Freescale Semiconductor
Local Bus
Local bus clock to data valid for LAD/LDP
tLBKLOV2
1.6
ns
4
Local bus clock to address valid for LAD, and LALE
tLBKLOV3
1.6
ns
4
Output hold from local bus clock (except LAD/LDP and
LALE)
tLBKLOX1
–4.1
ns
4
Output hold from local bus clock for LAD/LDP
tLBKLOX2
–4.1
ns
4
Local bus clock to output high Impedance (except
LAD/LDP and LALE)
tLBKLOZ1
1.4
ns
7
Local bus clock to output high impedance for LAD/LDP
tLBKLOZ2
1.4
ns
7
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus
timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case
for clock one (1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect
to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to local bus clock for PLL bypass mode. Timings may be negative with respect to the local bus
clock because the actual launch and capture of signals is done with the internal launch/capture clock, which proceeds LCLK
by tLBKHKT.
3. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between
complementary signals at BVDD/2.
4. All signals are measured from BVDD/2 of the rising edge of local bus clock for PLL bypass mode to 0.4 x BVDD of the signal
in question for 3.3-V signaling levels.
5. Input timings are measured at the pin.
6. The value of tLBOTOT is the measurement of the minimum time between the negation of LALE and any change in LAD.
7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
Table 43. Local Bus General Timing Parameters—PLL Bypassed (continued)
Parameter
Symbol1
Min
Max
Unit
Notes
相關PDF資料
PDF描述
MPC8535EBVTATH 32-BIT, 1250 MHz, MICROPROCESSOR, PBGA783
MPC8535AVTAKG 32-BIT, 600 MHz, MICROPROCESSOR, PBGA783
MPC8535ECVTAKG 32-BIT, 600 MHz, MICROPROCESSOR, PBGA783
MPC8535EBVTANGA 32-BIT, 800 MHz, MICROPROCESSOR, PBGA783
MPC8535BVTAQG 32-BIT, 1000 MHz, MICROPROCESSOR, PBGA783
相關代理商/技術參數
參數描述
MPC8533EVTAQG 功能描述:微處理器 - MPU PQ38K 8533E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8533EVTAQGA 功能描述:微處理器 - MPU PQ38K 8533E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8533EVTARJ 功能描述:微處理器 - MPU PQ38K 8533E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8533EVTARJA 功能描述:微處理器 - MPU PQ38K 8533E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8533VTALF 功能描述:微處理器 - MPU PQ38K 8533 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324