MPC8360E PowerQUICC II Pro Processor Product Brief, Rev. 0 Freescale Semiconduct" />
參數(shù)資料
型號(hào): MPC8360EVVAJDGA
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 10/12頁(yè)
文件大?。?/td> 0K
描述: IC MPU POWERQUICC II PRO 740TBGA
標(biāo)準(zhǔn)包裝: 21
系列: MPC83xx
處理器類型: 32-位 MPC83xx PowerQUICC II Pro
速度: 533MHz
電壓: 1.2V
安裝類型: 表面貼裝
封裝/外殼: 740-LBGA
供應(yīng)商設(shè)備封裝: 740-TBGA(37.5x37.5)
包裝: 托盤
配用: MPC8360EA-MDS-PB-ND - KIT APPLICATION DEV 8360 SYSTEM
MPC8360E-RDK-ND - BOARD REFERENCE DESIGN FOR MPC
MPC8360E PowerQUICC II Pro Processor Product Brief, Rev. 0
Freescale Semiconductor
7
Preliminary—Subject to Change Without Notice
Architecture Overview
Seamless connection to PowerQUICC III family devices for increased control (CPU) application
processing requirements
3.1.1
Protocols
ATM SAR up to 622 Mbps (OC-12) full duplex, with ATM traffic shaping (ATF TM4.1) for up to
64K ATM connections
Support for ATM AAL1 structured and unstructured circuit emulation service (CES 2.0)
Support for IMA and ATM transmission convergence sub-layer
ATM OAM handling features compatible with ITU-T I.610
PPP, multi-link (ML-PPP), multi-class (MC-PPP) and PPP multiplexing in accordance with the
following RFCs: 1661, 1662, 1990, 2686 and 3153
IP termination support for IPv4 and IPv6 packets including TOS, TTL, and header checksum
processing
L2 Ethernet switching using MAC address or IEEE 802.1P/Q VLAN tags
Support for ATM (AAL2/AAL5) to Ethernet (IP) interworking
Extensive support for ATM statistics and Ethernet RMON/MIB statistics.
Support for 256 channels or HDLC/transparent or 128 channels of SS#7
3.1.2
Serial Interfaces
Support for two UL2 / POS-PHY interfaces with 124 multi-PHY addresses each.
Support for two 1000Mbps Ethernet interfaces using GMII or RGMII, TBI, RTBI.
Support for up to eight 10/100Mbps Ethernet interfaces using MII or RMII
Support for up to eight T1/E1/J1/E3 or DS-3 serial interfaces
Support for dual UART, I2C and SPI interfaces.
System scalability is also made available through the number of UCCs and MCCs. The initial
implementation offers eight UCCs and one MCC; however as a result of the system-on-a-chip design
methodology used for the QUICC Engine, these numbers can be scaled to support an optimized mix of
communications channels. The flexible architecture of the QUICC Engine allows customers to customize
their own application protocol and filtering requirements, allowing Freescale to add more RISC engines
and/or UCCs on future family derivatives.
3.2
QUICC Engine
The QUICC Engine is a versatile communications complex that integrates several communications
peripheral controllers. It provides on-chip system design for a variety of applications, particularly in
communications and networking systems. The QUICC Engine has the following features:
Two 32-bit RISC controllers for flexible support of the communications peripherals
Serial DMA channel for receive and transmit on all serial channels
相關(guān)PDF資料
PDF描述
MPC8377CVRANGA MPU POWERQUICC II 800MHZ 689PBGA
MPC8377EVRANG MPU POWERQUICC II PRO 689-PBGA
MPC8378CVRANGA MPU POWERQUICC II 800MHZ 689PBGA
MPC8378VRAJF MPU POWERQUICC II PRO 689-PBGA
MPC8379CVRANGA MPU POWERQUICC II 800MHZ 689PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8360EVVAJDHA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
MPC8360EVVAJFGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
MPC8360EVVAJFHA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
MPC8360EVVALDGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
MPC8360EVVALDHA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications