2<" />
參數(shù)資料
型號(hào): MPC8323CZQAFDC
廠(chǎng)商: Freescale Semiconductor
文件頁(yè)數(shù): 27/82頁(yè)
文件大?。?/td> 0K
描述: IC MPU PWRQUICC II 516-PBGA
產(chǎn)品培訓(xùn)模塊: MPC8323E PowerQUICC II Pro Processor
標(biāo)準(zhǔn)包裝: 40
系列: MPC83xx
處理器類(lèi)型: 32-位 MPC83xx PowerQUICC II Pro
速度: 333MHz
電壓: 1V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 516-BBGA
供應(yīng)商設(shè)備封裝: 516-FPBGA(27x27)
包裝: 托盤(pán)
配用: MPC8323E-RDB-ND - BOARD REFERENCE DESIGN
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
Freescale Semiconductor
33
I
2C
11 I2C
This section describes the DC and AC electrical characteristics for the I2C interface of the MPC8323E.
11.1
I2C DC Electrical Characteristics
Table 33 provides the DC electrical characteristics for the I2C interface of the MPC8323E.
11.2
I2C AC Electrical Specifications
Table 34 provides the AC timing parameters for the I2C interface of the MPC8323E.
Table 33. I2C DC Electrical Characteristics
At recommended operating conditions with OVDD of 3.3 V ± 10%.
Parameter
Symbol
Min
Max
Unit
Notes
Input high voltage level
VIH
0.7
× OVDD
OVDD + 0.3
V
Input low voltage level
VIL
–0.3
0.3
× OVDD
V—
Low level output voltage
VOL
00.4
V
1
Output fall time from VIH(min) to VIL(max) with a bus
capacitance from 10 to 400 pF
tI2KLKV
20 + 0.1
× CB
250
ns
2
Pulse width of spikes which must be suppressed by the
input filter
tI2KHKL
050
ns
3
Capacitance for each I/O pin
CI
—10
pF
Input current (0 V
≤ VIN ≤ OVDD)IIN
—±5
μA4
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. CB = capacitance of one bus line in pF.
3. Refer to the
MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for information on the
digital filter used.
4. I/O pins obstructs the SDA and SCL lines if OVDD is switched off.
Table 34. I2C AC Electrical Specifications
All values refer to VIH (min) and VIL (max) levels (see Table 33).
Parameter
Symbol1
Min
Max
Unit
SCL clock frequency
fI2C
0400
kHz
Low period of the SCL clock
tI2CL
1.3
μs
High period of the SCL clock
tI2CH
0.6
μs
Setup time for a repeated START condition
tI2SVKH
0.6
μs
Hold time (repeated) START condition (after this period, the first clock
pulse is generated)
tI2SXKL
0.6
μs
Data setup time
tI2DVKH
100
ns
Data hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
02
0.93
μs
相關(guān)PDF資料
PDF描述
IDT70V7599S133DR IC SRAM 4MBIT 133MHZ 208QFP
IDT70V7599S133BCI IC SRAM 4MBIT 133MHZ 256BGA
MPC8343ECZQADDB IC MPU PWRQUICC II 620-PBGA
IDT70V7319S133BCI IC SRAM 4MBIT 133MHZ 256BGA
IDT70V658S12DR IC SRAM 2MBIT 12NS 208QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8323CZQAFDCA 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications
MPC8323E 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications
MPC8323E_10 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications
MPC8323ECVRADDC 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8323ECVRADDCA 制造商:Freescale Semiconductor 功能描述:POWERQUICC, 32 BIT POWER ARCHITECTURE SOC, 266MHZ E300, QE, - Trays