參數(shù)資料
型號: MPC8245TZU350D
廠商: Freescale Semiconductor
文件頁數(shù): 40/68頁
文件大小: 0K
描述: IC MPU 32BIT 350MHZ 352-TBGA
標準包裝: 24
系列: MPC82xx
處理器類型: 32-位 MPC82xx PowerQUICC II
速度: 350MHz
電壓: 2V
安裝類型: 表面貼裝
封裝/外殼: 352-LBGA
供應商設備封裝: 352-TBGA(35x35)
包裝: 托盤
MPC8245 Integrated Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
45
System Design
7.3
Connection Recommendations
To ensure reliable operation, connect unused inputs to an appropriate signal level. Tie unused active-low
inputs to OVDD. Connect unused active-high inputs tie to GND. All NC signals must remain unconnected.
Power and ground connections must be made to all external VDD, OVDD, GVDD, LVDD, and GND pins.
The PCI_SYNC_OUT signal is to be routed halfway out to the PCI devices and returned to the
PCI_SYNC_IN input of the MPC8245.
The SDRAM_SYNC_OUT signal is to be routed halfway out to the SDRAM devices and then returned to
the SDRAM_SYNC_IN input of the MPC8245. The trace length can be used to skew or adjust the timing
window as needed. See the Tundra Tsi107 Design Guide (AN1849) and Freescale application notes
AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines: Part 1 and AN2746,
MPC8245/MPC8241 Memory Clock Design Guidelines: Part 2 for details. Note that there is an
SDRAM_SYNC_IN to PCI_SYNC_IN time requirement (refer to Table 10 for the input AC timing
specifications).
7.4
Pull-Up/Pull-Down Resistor Requirements
The data bus input receivers are normally turned off when no read operation is in progress; therefore, they
do not require pull-up resistors on the bus. The data bus signals are: MDH[0:31], MDL[0:31], and
PAR[0:7].
If the 32-bit data bus mode is selected, the input receivers of the unused data and parity bits (MDL[0:31]
and PAR[4:7]) are disabled, and their outputs drive logic zeros when they would otherwise normally be
driven. For this mode, these pins do not require pull-up resistors and should be left unconnected to
minimize possible output switching.
The TEST0 pin requires a pull-up resistor of 120
Ω or less connected to OVDD.
RTC should have weak pull-up resistors (2–10 k
Ω) connected to GVDD.
The following signals should be pulled up to OVDD with weak pull-up resistors (2–10 kΩ): SDA, SCL,
SMI, SRESET/SDMA12, TBEN/SDMA13, CHKSTOP_IN/SDMA14, TRIG_IN/RCS2, INTA,
QACK/DA0 and DRDY. Note that QACK/DA0 should be left without a pull-up resistor only if an external
clock is used because this signal enables internal clock flipping logic when it is low on reset, which is
necessary when the PLL[0:4] signals select a half-clock frequency ratio and an external PLL is used to
drive the SDRAM device.
It is recommended that the following PCI control signals be pulled up to LVDD (the clamping voltage) with
weak pull-up resistors (2–10 k
Ω): DEVSEL, FRAME, IRDY, LOCK, PERR, SERR, STOP, and TRDY.
The resistor values may need to be adjusted stronger to reduce induced noise on specific board designs.
The following pins have internal pull-up resistors enabled at all times: REQ[3:0], REQ4/DA4, TCK, TDI,
TMS, and TRST. See Table 16.
The following pins have internal pull-up resistors enabled only while device is in the reset state:
GNT4/DA5, MDL0, FOE, RCS0, SDRAS, SDCAS, CKE, AS, MCP, MAA[0:2], and PMAA[0:2]. See
相關PDF資料
PDF描述
AMC44DRAI-S734 CONN EDGECARD 88POS .100 R/A PCB
FMC44DRXI CONN EDGECARD 88POS DIP .100 SLD
ABB100DHAN CONN EDGECARD 200PS R/A .050 SLD
MPC8245TVV350D IC MPU 32BIT 350MHZ PPC 352-TBGA
ABB100DHAD CONN EDGECARD 200PS R/A .050 SLD
相關代理商/技術參數(shù)
參數(shù)描述
MPC8247 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications
MPC8247CVR 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications
MPC8247CVRB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8247CVRE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8247CVRI 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications