- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4054 > MPC603RVG200LC (Freescale Semiconductor)MPU RISC PID7V-603E 255FCCBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC603RVG200LC |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 12/31頁 |
| 文件大小： | 0K |
| 描述： | MPU RISC PID7V-603E 255FCCBGA |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | MPC6xx |
| 處理器類型： | 32-位 MPC603e PowerPC |
| 速度： | 200MHz |
| 電壓： | 2.5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 255-BCBGA 裸露焊盤，255-FCCBGA |
| 供應(yīng)商設(shè)備封裝： | 255-FCCBGA（21x21） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
PID7t-603e Hardware Specifications, Rev. 5
2
Freescale Semiconductor
Overview
1
Overview
The 603e is a low-power implementation of the PowerPC microprocessor family of RISC
microprocessors. The 603e implements the 32-bit portion of the PowerPC architecture specification that
provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits, and floating-point data types
of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC architecture provides 64-bit integer
data types, 64-bit addressing, and other features required to complete the 64-bit architecture.
The 603e provides four software controllable power-saving modes. Three of the modes (the nap, doze, and
sleep) are static in nature, and progressively reduce the amount of power dissipated by the processor. The
fourth is a dynamic power management mode that causes the functional units in the 603e to automatically
enter a low-power mode when the functional units are idle without affecting operational performance,
software execution, or any external hardware.
The 603e is a superscalar processor capable of issuing and retiring as many as three instructions per clock.
Instructions can execute out of order for increased performance; however, the 603e makes completion
appear sequential.
The 603e integrates five execution units—an integer unit (IU), a floating-point unit (FPU), a branch
processing unit (BPU), a load/store unit (LSU), and a system register unit (SRU). The ability to execute
five instructions in parallel and the use of simple instructions with rapid execution times yield high
efficiency and throughput for 603e-based systems. Most integer instructions execute in one clock cycle.
The FPU is pipelined, so a single-precision multiply-add instruction can be issued every clock cycle.
The 603e provides independent on-chip, 16-Kbyte, four-way set-associative, physically addressed caches
for instructions and data and on-chip instruction and data memory management units (MMUs). The
MMUs contain 64-entry, two-way, set-associative data and instruction translation lookaside buffers
(DTLB and ITLB) that provide support for demand-paged virtual memory address translation and
variable-sized block translation. The TLBs and caches use a least-recently used (LRU) replacement
algorithm. The 603e also supports block address translation through the use of two independent instruction
and data block address translation (IBAT and DBAT) arrays of four entries each. Effective addresses are
compared simultaneously with all four entries in the BAT array during block translation. In accordance
with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT
translation takes priority.
The 603e has a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603e interface protocol
allows multiple masters to compete for system resources through a central external arbiter. The 603e
provides a three-state coherency protocol that supports the exclusive, modified, and invalid cache states.
This protocol is a compatible subset of the MESI (modified/exclusive/shared/invalid) four-state protocol
Table 1. PowerPC 603e Microprocessors from Freescale
Technical
Designator
Process
Core Voltage
(V)
I/O Voltage
(V)
5-Volt
Tolerant
Part Number
PID6-603e
0.5 m CMOS, 4LM
3.3
Yes
MPC603E
PID7v-603e
0.35 m CMOS, 5LM
2.5
3.3
Yes
XPC603P (end-of-life)
PID7t-603e
0.29 m CMOS, 5LM
2.5
3.3
Yes
MPC603R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7006S35J8 | IC SRAM 128KBIT 35NS 68PLCC |
| XF2J-1824-11A | CONN FPC 18POS 0.5MM PITCH SMD |
| IDT7006S25J8 | IC SRAM 128KBIT 25NS 68PLCC |
| IDT7006S20J8 | IC SRAM 128KBIT 20NS 68PLCC |
| MPC862PZQ80B | IC MPU PWRQUICC 80MHZ 357-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC603RVG300LC | 功能描述:微處理器 - MPU 603R REV2.1 HIP3 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC603RZT200LC | 功能描述:微處理器 - MPU 603E 255PBGA RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC604E | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PowerPC 604e-TM RISC Microprocessor Technical Summary |
| MPC6071 | 制造商:International Rectifier 功能描述: |
| MPC616 | 制造商:Hammond Manufacturing 功能描述:6" X 16" MAGNET PANEL COVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。