- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371134 > MPC2104PDG66 (MOTOROLA INC) 256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC2104PDG66 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| 中文描述： | 32K X 64 CACHE TAG SRAM MODULE, 8 ns, DMA178 |
| 文件頁數(shù)： | 5/16頁 |
| 文件大?。?/td> | 158K |
| 代理商： | MPC2104PDG66 |
MPC2104P
MPC2105P
5
MOTOROLA FAST SRAM
PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
66, 67, 68, 69, 71, 72, 73,
74, 76, 77, 78, 80, 81, 82,
83, 155, 156, 157, 158,
160, 161, 162, 163, 165,
166, 167, 169, 170, 171
A0 – A28
Input
Address Inputs — (MSB:0, LSB:28).
64
ADS0
Input
Data RAM Address Strobe.
172
BURSTMODE
Input
Burstmode. 0 = Linear, 1 = Interleaved.
59
CG0
Input
Data RAM Output Enable.
30, 56, 115
CLK0 – CLK2
Input
Clock Inputs — CLK2 is for Tag RAM, CLK0 and CLK1 are for Data RAMs only.
153
CNTEN0
Input
Data RAM Count Enable.
138, 148
CWE0 – CWE1
Input
Data RAM Write Enables — (MSB:0, LSB:1).
4, 5, 6, 7, 10, 11, 12, 14,
6, 17, 19, 20, 22, 24, 25,
26, 27, 93, 94, 95, 96, 99,
100, 101, 103, 105, 106,
108, 109, 111, 113, 117
DH0 – DH31
I/O
High Data Bus — (MSB:0, LSB:31).
88
DIRTYIN
Input
Dirty input bit.
177
DIRTYOUT
Output
Dirty output bit.
32, 33, 34, 37, 38, 39, 40, 43,
44, 45, 47, 49, 50, 52, 53, 54,
119, 120, 122, 123, 124, 127,
128, 129, 131, 133, 134,
136, 137, 139, 141, 142
DL0 – DL31
I/O
Low Data Bus — (MSB:0, LSB:31).
86
MATCH
Output
Tag RAM active high match indication.
2
PD0/IDSCLK
Input
Presence detect bit 0/EEPROM serial clock. (EEPROM option only).
91
PD1/IDSDATA
I/O
Presence detect bit 1/EEPROM serial data. (EEPROM option only).
3, 92
PD2, PD3
Output
Presence detect bits.
63, 152
RESERVED
Reserved pin.
176
STANDBY
Input
Standby pin. Reduces standby power consumption.
85
TCLR
Input
Tag RAM clear.
87
TG
Input
Tag RAM output enable.
175
TWE
Input
Tag RAM write enable.
174
VALIDIN
Input
Tag RAM valid bit.
84, 173
VCC
VDD
Input
+ 5 V power supply. Must be connected.
8, 23, 51, 61, 75, 97,
112, 140, 150, 164
Input
+ 3.3 V power supply. Must be connected.
1, 13, 29, 31, 41, 46, 55, 57,
70, 79, 89, 90, 102, 114,
116, 121, 130, 135, 143,
145, 147, 159, 168, 178
VSS
Input
Ground.
9, 15, 18, 21, 28, 35 – 36, 42,
48, 58, 60, 62, 65, 98, 104,
107, 110, 118, 125 – 126,
132, 144, 146, 149, 151, 154
NC
—
There is no connection to the module.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC2104P | 256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105CDG66 | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105C | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106ASG66 | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106SG66 | 256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC2104SG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105A | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105ASG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105BSG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105C | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。