- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3922 > MM908E622ACDWB (Freescale Semiconductor)IC QUAD HALF BRDG TRPL SW 54SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | MM908E622ACDWB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 40/63頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC QUAD HALF BRDG TRPL SW 54SOIC |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 應(yīng)用： | 自動(dòng)鏡像控制 |
| 核心處理器： | HC08 |
| 程序存儲(chǔ)器類型： | 閃存（16 kB） |
| 控制器系列： | 908E |
| RAM 容量： | 512 x 8 |
| 接口： | SCI，SPI |
| 輸入/輸出數(shù)： | 12 |
| 電源電壓： | 9 V ~ 16 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 54-BSSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 包裝： | 管件 |
| 供應(yīng)商設(shè)備封裝： | 54-SOICW-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
45
908E622
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
HBF— HB1:4 Failure Bit
This read only bit is set if a fail condition on one of the half-
bridge outputs is present.
1 = HB1:4 pin over-current fail
0 = HB1:4 normal operating
Figure 28. HBF Flag Generation
ECF— EC pin Failure Bit
This read only bit is set if a fail condition on the
electrochrome output is present
1 = EC pin fail
0 = EC normal operating
Figure 29. ECF Flag Generation
WINDOW WATCHDOG
The window watchdog is to supervise the device and to
recover from (e.g. code runaways) or similar conditions.
The use of a window watchdog adds additional safety as
the watchdog clear has not only to occur, but to be done at a
certain time frame / window.
Normal Mode
The window watchdog function is only available in Normal
mode, and is halted in Stop and Sleep mode. Upon setting
the WDRE bit, the watchdog functionality is activated. Once
this function is enabled, it is not possible to disable it via
software. Reset clears the WDRE bit.
To prevent a Watchdog reset, the Watchdog timer has to
be cleared in the Window Open frame. This is done by writing
a logic “1” to the WDRST bit in the Watchdog Control register
(WDCTL). The actual reset of the watchdog counter occurs at
the end of the corresponding SPI transmission, with the rising
edge of the SS signal.
If the watchdog is enabled, it will generate a system reset
when the timer has reached its end value, or if a watchdog
reset (WDRST) has occurred in the closed window.
The watchdog period can be selected with 2 bits in the
WDCTL, in order to get 10 ms, 20 ms, 40 ms, and 80 ms
periods.
Figure 30. Window Watchdog Period
Stop Mode
Operations of the watchdog function is ceased in stop
mode (counter/oscillator stopped). After a wake-up, the
watchdog timer is automatically cleared, in order to give the
MCU the full time to reset the watchdog.
Sleep Mode
Operations of the watchdog function are halted in sleep
mode. Due to the main voltage regulator asserting an LVR
reset, the Watchdog functionality is disabled, and the WDRE
bit is cleared as soon as sleep mode is entered. To reenable
this function bit WDRE has to be set after wake-up.
Watchdog Control Register (WDCTL)
WDRE - Watchdog Reset Enable Bit
This read/write (write once) bit activates the watchdog The
WDRE can only be set and can’t be cleared by software.
Reset clears the WDRE bit.
1 = Watchdog enabled
0 = Watchdog disabled
WDP1:0 - Watchdog Period Select Bits
This read/write bit select the clock rate of the Watchdog.
Reset clears the WDP1:0 bits.
HB1OCF
HB2OCF
HB3OCF
HB4OCF
HBF
ECOCF
ECOLF
ECF
Register Name and Address: WDCTL - $0B
Bit7
6
5
4
3
2
1
Bit0
Read WDR
E
WDP
1
WDP
0
000
0
Write
WDR
ST
Reset
0
Table 12. Watchdog Period Selection Bits
WDP1
WDP0
Mode
0
80 ms window watchdog period
0
1
40 ms window watchdog period
Window closed
no watch dog clear allowed
Window open
for watch dog clear
WD timing x 50%
WD period ( timing selected by Bits WDP1:0)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2502S+T&R | IC OTP 1KBIT 8SOIC |
| AYF534965 | CONN SOCKET FPC 0.5MM 49POS SMD |
| DS2430A+T&R | IC EEPROM 256BIT TO92-3 |
| AYF534865 | CONN SOCKET FPC 0.5MM 48POS SMD |
| DS2502G+U | IC ADD-ONLY MEMORY 1KB SFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM908E622ACDWBR2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge, Triple High Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror |
| MM908E622ACEK | 功能描述:8位微控制器 -MCU QUAD H-B TRIHS EC GLASS RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E622ACPEK | 功能描述:IC QUAD HALF BRDG TRPL SW 54SOIC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲(chǔ)器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| MM908E622ACPEKR2 | 功能描述:8位微控制器 -MCU QUAD H-B, TRIHS, EC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E624 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TRIPLE HIGH-SIDE SWITCH WITH EMBEDDED MCU AND LIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。