- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359169 > ML2724DH 2.4GHz Low-IF 1.5Mbps FSK Transceiver Final Datasheet PDF資料下載
參數(shù)資料
| 型號： | ML2724DH |
| 英文描述： | 2.4GHz Low-IF 1.5Mbps FSK Transceiver Final Datasheet |
| 中文描述： | 2.4GHz的低IF 1.5Mbps的FSK收發(fā)器最終數(shù)據(jù)表 |
| 文件頁數(shù)： | 22/26頁 |
| 文件大?。?/td> | 864K |
| 代理商： | ML2724DH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁
ML2724
ATM<2:0> - Register 2, Bits 2-4
Analog Test Mode:
The test mode selected is described in Table 15. The performance of the ML2724 is not specified
in these test modes. Although primarily intended for IC test and debug, they also can help in debugging the radio
system. The default (power-up) state of these bits is ATM<2:0>=<0,0,0>. When a non-zero value is written to the field,
the RSSI and AOUT pins become analog test access ports, giving access to the outputs of key signal processing
stages in the transceiver. During normal operation, ATM<2:0> must be set to all zeros.
ATM2
ATM1
ATM0
RSSI
AOUT
0
0
0
RSSI
Set by AOUT bit
0
0
1
No Connect
No Connect
0
1
0
I IF Filter Output
Q IF Filter Output
0
1
1
Q IF Filter – ve Output
Q IF Filter + ve Output
1
0
0
I IF Filter – ve Output
I IF Filter + ve Output
1
0
1
Data Filter + ve Output
Data Filter – ve Output
1
1
0
I IF Limiter Outputs
Q IF Limiter Outputs
1
1
1
1.67V Voltage Reference
VCO Modulation Port Input
Table 15: Analog Test Control Bits
DTM <2:0> - Register 2, Bits 5-7
Digital Test Mode:
The DTM<2:0> bit functions are described in Table 16. The performance of the ML2724 is not
specified in these test modes. Although primarily intended for IC test and debug, they also can help in debugging the
radio system. The default (power up) state of these bits is DTM<2:0>=<0,0,0>. When a non-zero value is written to
these fields, the DOUT and PAON pins become a digital test access port for key digital signals in the transceiver.
During normal operation, DTM<2:0> must be set to all zeros.
DTM2
DTM1
DTM0
PAON
DOUT
0
0
0
PA Control
Data Out
0
0
1
PA Control
AGC Switch State
0
1
0
PA Control
PLL Main Divider Output
0
1
1
PA Control
PLL Reference Divider Output
1
0
0
S – D Modulation LSB
Sigma – Delta Modulation MSB
Table 16: Digital Test Control Bits
DATA INTERFACES
BASEBAND INTERFACE: DIN & DOUT
The DIN and DOUT pins are digital CMOS signals that correspond to FSK modulation of the carrier frequency. The
ML2724 is designed to operate as an FSK transceiver in the 2.4GHz ISM band. The frequency deviation and transmit
filtering is determined in the transceiver.
Data on the DIN pin is filtered and presented to the transmit two-port modulator. There is no re-timing of the bits, so the
transmitted FSK data takes its timing from the input data. In the receive chain, FSK demodulation, data filtering, and
data slicing take place in the ML2724, and the digital data is output on the DOUT pin. Bit and word rate timing recovery
are performed off chip. The data filter output is available on the AOUT pin for use with an optional external data slicer.
DS2724-F-01
FINAL DATASHEET
APRIL 2003
22
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML4000H | Logic IC |
| ML4001C | Logic IC |
| ML4001D | Logic IC |
| ML4002H | Logic IC |
| ML4006D | Logic IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML2724DH-T | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:2.4GHz Low-IF 1.5Mbps FSK Transceiver |
| ML2724SK-02 | 制造商:Sirenza Microdevices 功能描述:2.4GHZ STARTER KIT 制造商:Micro Linear Corp (RFMD Inc. ) 功能描述:ML2724 Starter Kit - FSK RF Transceiver,Low IF 1.5Mbps,2400 to 2485Mhz,TQFP-32, Bulk |
| ML2726 | 制造商:SIRENZA 制造商全稱:SIRENZA 功能描述:2.4GHz Low-IF 2.0Mbps FSK Transceiver |
| ML2726DH | 制造商:RFMD 功能描述:TRX FSK 2.4GHZ 2.0MBPS 32TQFP 制造商:RF Micro Devices Inc 功能描述:TRX, FSK, 2.4GHZ, 2.0MBPS, 32TQFP |
| ML2726DH-T | 制造商:SIRENZA 制造商全稱:SIRENZA 功能描述:2.4GHz Low-IF 2.0Mbps FSK Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。