- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359169 > ML2724DH 2.4GHz Low-IF 1.5Mbps FSK Transceiver Final Datasheet PDF資料下載
參數(shù)資料
| 型號： | ML2724DH |
| 英文描述： | 2.4GHz Low-IF 1.5Mbps FSK Transceiver Final Datasheet |
| 中文描述： | 2.4GHz的低IF 1.5Mbps的FSK收發(fā)器最終數(shù)據(jù)表 |
| 文件頁數(shù)： | 19/26頁 |
| 文件大?。?/td> | 864K |
| 代理商： | ML2724DH |
ML2724
NAME
DESCRIPTION
DEFINITION
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Set all bits to 0 (zero)
DTM2
DTM1
DTM0
Digital Test Control Bits
See Table 16
ATM2
ATM 1
ATM 0
Analog Test Control Bits
See Table 15
ADR1
MSB Address Bit
ADR1=0
ADR0
LSB Address Bit
ADR0=1
Table 5: Register 2 – Test Mode Register
Power-On State
On Power up, all register bits are cleared to the default value of 0 (zero). Power up is defined as occurring when
VDD
>
2.0V. The register default values are valid upon power up.
CONTROL REGISTER BIT DESCRIPTIONS
ADR<1:0>, All Registers, Bits 0-1
Address Bits:
The ADR<1:0> bits are the least-significant bits of each register. Each register is divided into a data
field and an address field. The data field is the leading field, while the last two bits clocked into the register are always
the address field. When EN goes high, the address field is decoded and the addressed destination register is loaded.
The last 16 bits clocked into the serial bus are loaded into the register. Clocking in less than 16 bits results in a
potentially incorrect entry into the register.
RES (Reserved), All Registers
Reserved Bits:
These bits are reserved. These bits must be cleared to 0s (zeros) for normal operation. When power is
reset, all of the registers’ data fields are cleared to 0s (zeros).
QPP - Register 0, Bit 2
Charge Pump Polarity:
This bit sets the charge pump polarity to sink or source current. For a majority of applications,
this bit is cleared (QPP=0). For applications where an external inverting amplifier is used in the loop filter, this bit is set
to change the charge pump polarity (see Table 6).
QPP
PLL CHARGE PUMP POLARITY
0
f
c
> f
ref
═
Charge pump sinks current.
1
f
c
> f
ref
═
Charge pump sources current.
Table 6: PLL Charge Pump Polarity
DS2724-F-01
FINAL DATASHEET
APRIL 2003
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML4000H | Logic IC |
| ML4001C | Logic IC |
| ML4001D | Logic IC |
| ML4002H | Logic IC |
| ML4006D | Logic IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML2724DH-T | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:2.4GHz Low-IF 1.5Mbps FSK Transceiver |
| ML2724SK-02 | 制造商:Sirenza Microdevices 功能描述:2.4GHZ STARTER KIT 制造商:Micro Linear Corp (RFMD Inc. ) 功能描述:ML2724 Starter Kit - FSK RF Transceiver,Low IF 1.5Mbps,2400 to 2485Mhz,TQFP-32, Bulk |
| ML2726 | 制造商:SIRENZA 制造商全稱:SIRENZA 功能描述:2.4GHz Low-IF 2.0Mbps FSK Transceiver |
| ML2726DH | 制造商:RFMD 功能描述:TRX FSK 2.4GHZ 2.0MBPS 32TQFP 制造商:RF Micro Devices Inc 功能描述:TRX, FSK, 2.4GHZ, 2.0MBPS, 32TQFP |
| ML2726DH-T | 制造商:SIRENZA 制造商全稱:SIRENZA 功能描述:2.4GHz Low-IF 2.0Mbps FSK Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。