- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2097 > MCP3021A7T-E/OT (Microchip Technology)ADC 10BIT I2C INTERFACE SOT23-5 PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP3021A7T-E/OT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 9/26頁 |
| 文件大小： | 0K |
| 描述： | ADC 10BIT I2C INTERFACE SOT23-5 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 22.3k |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SC-74A，SOT-753 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-5 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極 |
| 其它名稱： | MCP3021A7T-E/OTDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
2003 Microchip Technology Inc.
DS21805A-page 17
MCP3021
The input signal will initially be sampled with the first
falling edge of the clock following the transmission of a
logic-high R/W bit. Additionally, with the rising edge of
the SCL, the ADC will transmit an acknowledge bit
(ACK = 0). The master must release the data bus dur-
ing this clock pulse to allow the MCP3021 to pull the
line low (refer to Figure 5-3).
For consecutive samples, sampling begins on the last
bit of the lower data byte. Refer to Figure 5-6 for timing
diagram.
5.3.2
READING THE CONVERSION DATA
After the MCP3021 acknowledges the address byte,
the device will transmit four ‘0’ bits followed by the
upper four data bits of the conversion. The master
device will then acknowledge this byte with an
ACK = low. With the following six clock pulses, the
MCP3021 will transmit the lower six data bits from the
conversion. The last two bits are “don’t cares”, and do
not contain valid data. The master then sends an
ACK = high, indicating to the MCP3021 that no more
data is requested. The master can then send a stop bit
to end the transmission.
FIGURE 5-5:
Executing a Conversion.
5.3.3
CONSECUTIVE CONVERSIONS
For consecutive samples, sampling begins on the fall-
ing edge of the last bit of the lower data byte. See
Figure 5-6 for timing.
FIGURE 5-6:
Continuous Conversion.
SDA
S
T
A
R
T
S
T
O
P
A
C
K
tACQ + tCONV is
initiated here
Address Byte
Address bits
Device bits
1 001 A
R/
W
Upper Data Byte
000 0 DD D
A
C
K
Lower Data Byte
N
A
K
S
P
9 8
2
A
1
A
0
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0X X
123 456 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
SCL
SDA
fSAMP = 22.3 ksps (fCLK = 400 kHz)
A
C
K
tACQ + tCONV is
initiated here
Address Byte
Address bits
Device bits
100 1 A2 A1 A0
R
/
W
Upper Data Byte (n)
A
C
K
Lower Data Byte (n)
A
C
K
S
tACQ + tCONV is
initiated here
00 0 0 D DD
98 7
D
6
D
5
D
4
D
3
D
2
D
1
D
0X X
123 456 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
SCL
S
T
A
R
T
0
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP3201T-BI/SN | IC ADC 12BIT 2.7V 1CH SPI 8-SOIC |
| MCP3208T-BI/SL | IC ADC 12BIT 2.7V 8CH SPI 16SOIC |
| MCP3221A5T-E/OT | IC ADC 12BIT 2.7V 1CH LP SOT23-5 |
| MCP3302-BI/SL | IC ADC 13BIT 2.7V 2CH SPI 14SOIC |
| MCP3421A0T-E/CH | IC ADC 18BIT 3.75SPS 1CH SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP3022/2Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:VDE APPROVED NON-ZERO-CROSSING TRIACS |
| MCP3023 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NON-ZERO-CROSSING TRIACS |
| MCP-310-00002-01 | 制造商:SUPER MICRO COMPUTER, INC. 功能描述:COOLING AIR SHROUD FOR CSE-815TQ-R650UB - Bulk |
| MCP-310-00004-00 | 制造商:SUPER MICRO COMPUTER, INC. 功能描述:SUPERMICRO SC836 AIR SHROUD - Bulk |
| MCP-310-00005-00 | 制造商:SUPER MICRO COMPUTER, INC. 功能描述:AIR SHROUD FOR SC825LP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。