I2
參數(shù)資料
型號(hào): MCP3021A7T-E/OT
廠商: Microchip Technology
文件頁(yè)數(shù): 7/26頁(yè)
文件大?。?/td> 0K
描述: ADC 10BIT I2C INTERFACE SOT23-5
標(biāo)準(zhǔn)包裝: 1
位數(shù): 10
采樣率(每秒): 22.3k
數(shù)據(jù)接口: I²C,串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: SC-74A,SOT-753
供應(yīng)商設(shè)備封裝: SOT-23-5
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類(lèi)型: 1 個(gè)單端,單極
其它名稱: MCP3021A7T-E/OTDKR
2003 Microchip Technology Inc.
DS21805A-page 15
MCP3021
5.0
SERIAL COMMUNICATIONS
5.1
I2C Bus Characteristics
The following bus protocol has been defined:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined (refer to Figure 5-1).
5.1.1
BUS NOT BUSY (A)
Both data and clock lines remain high.
5.1.2
START DATA TRANSFER (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a START condition. All
commands must be preceded by a START condition.
5.1.3
STOP DATA TRANSFER (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a STOP condition. All
operations must be ended with a STOP condition.
5.1.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
data bytes transferred between the START and STOP
conditions is determined by the master device and is
unlimited.
5.1.5
ACKNOWLEDGE
Each receiving device, when addressed, is obliged to
generate an acknowledge bit after the reception of
each byte. The master device must generate an extra
clock pulse that is associated with this acknowledge bit.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable low during the high
period of the acknowledge-related clock pulse. Setup
and hold times must be taken into account. During
reads, a master device must signal an end of data to
the slave by not generating an acknowledge bit on the
last byte that has been clocked out of the slave (NAK).
In this case, the slave (MCP3021) will release the bus
to allow the master device to generate the STOP con-
dition.
The MCP3021 supports a bidirectional 2-wire bus and
data transmission protocol. The device that sends data
onto the bus is the transmitter and the device receiving
data is the receiver. The bus has to be controlled by a
master device that generates the serial clock (SCL),
controls the bus access and generates the START and
STOP conditions, while the MCP3021 works as a slave
device. Both master and slave devices can operate as
either transmitter or receiver, but the master device
determines which mode is activated.
FIGURE 5-1:
Data Transfer Sequence on the Serial Bus.
SCL
SDA
(A)
(B)
(D)
(A)
(C)
START
CONDITION
ADDRESS OR
ACKNOWLEDGE
VALID
DATA
ALLOWED
TO CHANGE
STOP
CONDITION
相關(guān)PDF資料
PDF描述
MCP3201T-BI/SN IC ADC 12BIT 2.7V 1CH SPI 8-SOIC
MCP3208T-BI/SL IC ADC 12BIT 2.7V 8CH SPI 16SOIC
MCP3221A5T-E/OT IC ADC 12BIT 2.7V 1CH LP SOT23-5
MCP3302-BI/SL IC ADC 13BIT 2.7V 2CH SPI 14SOIC
MCP3421A0T-E/CH IC ADC 18BIT 3.75SPS 1CH SOT23-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP3022/2Z 制造商:未知廠家 制造商全稱:未知廠家 功能描述:VDE APPROVED NON-ZERO-CROSSING TRIACS
MCP3023 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NON-ZERO-CROSSING TRIACS
MCP-310-00002-01 制造商:SUPER MICRO COMPUTER, INC. 功能描述:COOLING AIR SHROUD FOR CSE-815TQ-R650UB - Bulk
MCP-310-00004-00 制造商:SUPER MICRO COMPUTER, INC. 功能描述:SUPERMICRO SC836 AIR SHROUD - Bulk
MCP-310-00005-00 制造商:SUPER MICRO COMPUTER, INC. 功能描述:AIR SHROUD FOR SC825LP - Bulk