- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369915 > MCM67Q909 (Motorola, Inc.) 512Kx9 Bit Synchronous Fast Static RAM(512Kx9位同步快速靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM67Q909 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 512Kx9 Bit Synchronous Fast Static RAM(512Kx9位同步快速靜態(tài)RAM) |
| 中文描述： | 512Kx9位同步快速靜態(tài)存儲(chǔ)器（512Kx9位同步快速靜態(tài)內(nèi)存） |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大小： | 91K |
| 代理商： | MCM67Q909 |
MCM67Q909
9
MOTOROLA FAST SRAM
BOUNDARY SCAN CYCLE TIMING
MCM67Q909–10
MCM67Q909–12
Parameter
Symbol
Min
Max
Unit
Notes
Cycle Time
tCHCH2
tCHCL2
tCLCH2
tSS
tBS
tSR
tCLMH
tMHCH
tCHML
tIVCH
tCHIX
tCLOV
100
—
ns
Clock High Pulse Width
40
—
ns
Clock Low Pulse Width
40
—
ns
Scan Mode Setup Time
10
—
ns
1
Bypass Mode Setup Time
10
—
ns
2
Scan Mode Recovery Time
100
—
ns
3
SCK Low to SE Hold High
10
—
ns
4
SE High to SCK High Setup
10
—
ns
5
SCK High to SE Low Hold Time
10
—
ns
6
SDI Valid to SCK High Setup
10
—
ns
SCK High to SDI Don’t Care
10
—
ns
SCK Low to SDO Valid
—
20
ns
NOTES:
1. The minimum delay required between ending normal operation and beginning scan operations.
2. The minimum delay required between ending shift mode and beginning bypass mode.
3. The minimum delay required before restarting normal RAM operation.
4. The minimum delay required before executing a parallel load operation.
5. The minimum delay required between a parallel load operation and a shift.
6. Minimum shift command hold time.
BOUNDARY SCAN
OVERVIEW
Boundary scan is a simple, non–intrusive scheme that
allows verification of electrical continuity for each of a
clocked RAMs logically active inputs and I/Os without ad-
versely affecting RAM performance. Boundary scan allows
the user to monitor the logic levels applied to each signal I/O
on the RAM, and to shift them out in a serial bit stream.
OPERATION
Boundary scan requires four signal pins for implementa-
tion: scan data in (SDI), scan data out (SDO), scan clock
(SCK, active high), and scan enable (SE, active high).
Boundary scan provides three modes of operation: (1) nor-
mal RAM operation, (2) scan, and (3) bypass. For normal
RAM operation, SCK and SE must be held low. The RAM will
always return to normal operation immediately after the RAM
receives a rising edge of the RAM input clock (K) with SCK
and SE held low. To enter scan mode, SCK is activated. The
first rising edge of SCK is used to latch in the data on the
scan registers. SE is then driven high to disable additional in-
put data from entering the scan registers. Every falling edge
of SCK serially shifts data through the scan registers and
onto the SDO pin. To enter bypass mode, simply exercise
SCK with SE held low. In this mode, SDI is sampled on the
rising edge of SCK. The level found on SDI is then driven out
on SDO on the next falling edge of SCK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM6946 | 512Kx8 Bit Static Random Access Memory(512Kx8位靜態(tài)RAM) |
| MCM6949 | 1Mx4 Bit Static Random Access Memory(1Mx4位靜態(tài)RAM) |
| MCM69R618 | 1M Synchronous Late Write Fast SRAM(1M位同步遲寫(xiě)、快速靜態(tài)RAM) |
| MCM69R536 | 1M Synchronous Late Write Fast SRAM(1M位同步遲寫(xiě)、快速靜態(tài)RAM) |
| MCT2E | 6-Pin DIP Optoisolators Transistor Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM67Q909ZP12 | 制造商:Motorola Inc 功能描述: |
| MCM67Q909ZP12R | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512K x 9 Bit Separate I/O Synchronous Fast Static RAM |
| MCM67T415 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:16K x 15 Bit Cache Tag RAM for Pentium Processors |
| MCM67T415TQ | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:16K x 15 Bit Cache Tag RAM for Pentium Processors |
| MCM6810 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:128 8-bit Random-Access Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。