- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359154 > MCIMX31 (飛思卡爾半導體(中國)有限公司) Multimedia Applications Processors PDF資料下載
參數(shù)資料
| 型號： | MCIMX31 |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | Multimedia Applications Processors |
| 中文描述： | 多媒體應用處理器 |
| 文件頁數(shù)： | 9/170頁 |
| 文件大小： | 1562K |
| 代理商： | MCIMX31 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁
Functional Description and Application Information
i.MX31/i.MX31L Advance Information, Rev. 1.4
Freescale Semiconductor
9
Preliminary
2.3.3
Digital Audio Mux (AUDMUX)
The AUDMUX provides programmable interconnecting for voice, audio, and synchronous data routing
between host serial interfaces (i.e. SSI, SAP) and peripheral serial interfaces (i.e. audio and voice codecs).
The AUDMUX allows audio system connectivity to be modified through programming (as opposed to
altering the design of the system into which the chip is designed). The design of the AUDMUX allows
multiple simultaneous audio/voice/data flows between the ports in point-to-point or point-to-multipoint
configurations.
Included in the AUDMUX are two types of interfaces. The internal ports connect to the processor serial
interfaces and external ports connect to off-chip audio devices and serial interfaces of other processors. A
desired connectivity is achieved by configuring the appropriate internal and external ports.
The module includes full 6-wire SSI interfaces for asynchronous receive and transmit as well as a
configurable 4-wire (synchronous) or 6-wire (asynchronous) peripheral interface The AUDMUX allows
each host interface to be connected to any other host or peripheral interface in a point-to-point or
point-to-multipoint (network mode).
2.3.4
Clock Control Module (CCM)
The CCM controls the system frequency, distributes clocks to various parts of the chip, controls the reset
mechanism of the chip, and provides an advanced low-power management capability of the i.MX31 and
i.MX31L.
The CCM utilizes multiple clock sources to generate the clock signals in the i.MX31 and i.MX31L. The
external low frequency clock (CKIL) can use either a 32 kHz, 32.768 kHz or a 38.4 kHz crystal as its
source. For applications that require a high frequency clock source the CCM has a CKIH pin to which an
external high frequency clock can be connected.
The CCM provides a large number of clock outputs used to supply clocks to the MCU and the peripherals.
The i.MX31 and i.MX31L are partitioned into two asynchronous clock domains: MCU and USB, as there
are different functionality and frequency requirements from these clocks. The main clock of the MCU
clock domain is mcu_main_clk and is generated by MCU clock switch unit. The MCU clock domain is
partitioned into four synchronous clocks and two sub-domains. The main clock of this domain is called
mcu_main_clk, and it is the output of the MCU clock switch unit. The main clock of the USB clock domain
is usb_main_clk and is generated by the USB clock switch unit.
Another part of the CCM is the low-power clock gating (LPCG). The LPCG block distributes clocks to all
modules from the subdomain clocks and gates off clocks in low-power mode. Clock gating for each
module is carried out based on the specific low-power mode and the relevant bits in the MCGR register.
The power management portion of the i.MX31 and i.MX31L is controlled by the CCM. To this end, the
i.MX31 and i.MX31L are partitioned into four power domains. The i.MX31 and i.MX31L support a
versatile definition of power modes, including power and clock domains status and applied power
techniques. The power modes are Run, Wait, Doze, State Retention, Deep Sleep, and Hibernate. The CCM
supports several power management techniques that reduce active and static power consumption:
Dynamic Voltage Frequency Scaling (DVFS) reduces active power consumption by scaling voltage
and frequency accordingly to required MIPs.
相關PDF資料 |
PDF描述 |
|---|---|
| MCL245 | SILICON EPITAXIAL PLANAR DIODE |
| MCL908QT1 | M68HC08 Microcontrollers |
| MCM63R836 | MCM63R836 |
| MCN51-30S3-PFA | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| MCN51-30S3-DS | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX31_07 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31_09 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31ADSE | 功能描述:KIT DEV ADS I.MX31 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關產品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| MCIMX31ADSE/C | 功能描述:開發(fā)板和工具包 - ARM I.MX31 APP DEV SYS RoHS:否 制造商:Arduino 產品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。