
20
MCF523x Integrated Microprocessor Hardware Specifications
MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Signal Primary Functions
2.2.3
Mode Selection
Table 5 describes signals used in mode selection.
2.2.4
External Memory Interface Signals
Table 6 describes signals that are used for doing transactions on the external bus.
Table 5. Mode Selection Signals
Signal Name
Abbreviation
Function
I/O
Clock Mode Selection
CLKMOD[1:0] Configure the clock mode after reset.
I
Reset Configuration
RCON
Indicates whether the external D[31:16] pin states affect chip
configuration at reset.
I
Table 6. External Memory Interface Signals
Signal Name
Abbreviation
Function
I/O
Address Bus
A[23:0]
The 24 dedicated address signals define the address of external byte,
word, and longword accesses. These three-state outputs are the 24
lsbs of the internal 32-bit address bus and multiplexed with the
SDRAM controller row and column addresses.
Unused pins are can be configured as GPIO. The A[23:21] pins can
also be configured as CS[6:4].
O
Data Bus
D[31:0]
These three-state bidirectional signals provide the general purpose
data path between the processor and all other devices.
The D[15:0] pins can be configured as GPIO when using a 16-bit bus.
I/O
Byte Strobes
BS[3:0]
Define the flow of data on the data bus. During SRAM and peripheral
accesses, these output signals indicate that data is to be latched or
driven onto a byte of the data when driven low. The BS[3:0] signals are
asserted only to the memory bytes used during a read or write access.
BS0 controls access to the most significant byte lane of data, and BS3
controls access to the least significant byte lane of data.
The BS[3:0] signals are asserted during accesses to on-chip
peripherals but not to on-chip SRAM, or cache. During SDRAM
accesses, these signals act as the CAS[3:0] signals, which indicate a
byte transfers between SDRAM and the chip when driven high.
For SRAM or Flash devices, the BS[3:0] outputs should be connected
to individual byte strobe signals.
For SDRAM devices, the BS[3:0] should be connected to individual
SDRAM DQM signals. Note that most SDRAMs associate DQM3 with
the MSB, in which case BS0 should be connected to the SDRAM’s
DQM3 input.
These pins can also be configured as GPIO.
O
Output Enable
OE
Indicates when an external device can drive data during external read
cycles.
This pin can also be configured as GPIO.
O