參數(shù)資料
型號(hào)： MC9328MXLCVP15
廠(chǎng)商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類(lèi)： 微處理器
英文描述： i.MX Integrated Portable System Processor
中文描述： i.MX處理器集成的便攜式系統(tǒng)
文件頁(yè)數(shù)： 60/96頁(yè)
文件大?。?/td> 1495K
代理商： MC9328MXLCVP15
MC9328MX1 Advance Information, Rev. 4
60
Freescale Semiconductor
Specifications
3.13 SPI Timing Diagrams
To use the internal transmit (TX) and receive (RX) data FIFOs when the SPI 1 module is configured as a master,
two control signals are used for data transfer rate control: the SS signal (output) and the SPI_RDY signal (input).
The SPI 1 Sample Period Control Register (PERIODREG1) and the SPI 2 Sample Period Control Register
(PERIODREG2) can also be programmed to a fixed data transfer rate for either SPI 1 or SPI 2. When the SPI 1
module is configured as a slave, the user can configure the SPI 1 Control Register (CONTROLREG1) to match the
external SPI master’s timing. In this configuration, SS becomes an input signal, and is used to latch data into or
load data out to the internal data shift registers, as well as to increment the data FIFO.
.
Figure 40. Master SPI Timing Diagram Using SPI_RDY Edge Trigger
Figure 41. Master SPI Timing Diagram Using SPI_RDY Level Trigger
7
Receive data setup time relative to falling edge of SPI_CLK
1
15
–
ns
8
Receive data hold time relative to falling edge of SPI_CLK
1
15
–
ns
9
SPI_CLK frequency, 50% duty cycle required
1
–
20
MHz
1.
The SPI_CLK clock frequency and duty cycle, setup and hold times of receive data can be set by
programming SPI_Control (0x00216138) register together with system clock.
Table 25. SPI Interface Timing Parameter Table Using Motorola MC13180 (Continued)
Ref No.
Parameter
Minimum
Maximum
Unit
1
2
3
5
4
SS
SPIRDY
SCLK, MOSI, MISO
SS
SPIRDY
SCLK, MOSI, MISO
相關(guān)PDF資料
PDF描述
MC9S12DP256CVPV device made up of standard HCS12 blocks and the HCS12 processor core
MDF7-26D-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
MDF7-46D-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
MDF7-16DP-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
MDF7-26DP-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MXLCVP15 制造商:Freescale Semiconductor 功能描述:Microprocessor
MC9328MXLCVP15R2 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DRAGONBALL MXL 225 PB-FR RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MXLDVF20 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLDVH20 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLDVM15 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DRAGONBALL CORSICA PB-FR RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*