![](http://datasheet.mmic.net.cn/280000/MC908QL4C_datasheet_16095435/MC908QL4C_135.png)
Functional Description
MC68HC908QL4 MC68HC908QL3 MC68HC908QL2 Data Sheet, Rev. 4
Freescale Semiconductor
135
14.3 Functional Description
The SLIC provides full standard LIN message buffering for a slave node, minimizing the need for CPU
intervention. Routine protocol functions (such as synchronization to the communication channel,
reception, and verification of header data) and generation of the checksum are handled automatically by
the SLIC. This allows application software to be greatly simplified relative to standard UART
implementations, as well as reducing the impact of interrupts needed in those applications to handle each
byte of a message independently.
Additionally, the SLIC has the ability to automatically synchronize to any LIN message, regardless of the
LIN bus bit rate (1–20 kbps), properly receiving that message without prior programming of the target LIN
bit rate. Furthermore, this can even be accomplished using an untrimmed internal oscillator, provided its
accuracy is at least ±50% of nominal.
The SLIC also has a simple UART-like byte transfer mode, which allows the user to send and receive
single bytes of data in half-duplex 8-N-1 format (8-bit data, no parity, 1 stop bit) without the need for LIN
message framing.
Figure 14-2. SLIC Module Block Diagram
STATUS REGISTERS
CONTROL REGISTERS
BUS CLOCK
MESSAGE BUFFER — 9 BYTES
SLCID
SLCD7, SLCD6, SLCD5, SLCD4
SLCD3, SLCD2, SLCD1, SLCD0
SHADOW REGISTER
1 BYTE
LIN PROTOCOL STATE MACHINE
(PSM)
DIGITAL RX FILTER
SLCRX
SLCTX
SLCSVR CONTROL
LSVR AND LINIF
DIGITAL RX FILTER
PRESCALER (RXFP[1:0])
SLIC CLOCK