參數(shù)資料
型號: MC8641VU1333JE
廠商: Freescale Semiconductor
文件頁數(shù): 71/130頁
文件大小: 0K
描述: IC MPU SGL CORE E600 1023FCCBGA
標準包裝: 1
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.333GHz
電壓: 1.05V
安裝類型: 表面貼裝
封裝/外殼: 994-BCBGA,F(xiàn)CCBGA
供應商設備封裝: 994-FCCBGA(33x33)
包裝: 托盤
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
45
Local Bus
10 Local Bus
This section describes the DC and AC electrical specifications for the local bus interface of the MPC8641.
10.1
Local Bus DC Electrical Characteristics
Table 40 provides the DC electrical characteristics for the local bus interface operating at OVDD = 3.3 V
DC.
10.2
Local Bus AC Electrical Specifications
Table 41 describes the timing parameters of the local bus interface at OVDD = 3.3 V with PLL enabled.
For information about the frequency range of local bus see Section 18.1, “Clock Ranges.”
Table 40. Local Bus DC Electrical Characteristics (3.3 V DC)
Parameter
Symbol
Min
Max
Unit
High-level input voltage
VIH
2OVDD + 0.3
V
Low-level input voltage
VIL
–0.3
0.8
V
Input current
(VIN
1 = 0 V or V
IN = OVDD)
IIN
—±5
μA
High-level output voltage
(OVDD = min, IOH = –2 mA)
VOH
OVDD – 0.2
V
Low-level output voltage
(OVDD = min, IOL = 2 mA)
VOL
—0.2
V
Note:
1. Note that the symbol VIN, in this case, represents the OVIN symbol referenced in Table 1 and Table 2.
Table 41. Local Bus Timing Parameters (OVDD = 3.3 V)m - PLL Enabled
Parameter
Symbol 1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
7.5
ns
2
Local Bus Duty Cycle
tLBKH/tLBK
45
55
%
LCLK[n] skew to LCLK[m] or LSYNC_OUT
tLBKSKEW
150
ps
7, 8
Input setup to local bus clock (except LGTA/LUPWAIT)
tLBIVKH1
1.8
ns
3, 4
LGTA/LUPWAIT input setup to local bus clock
tLBIVKH2
1.7
ns
3, 4
Input hold from local bus clock (except LGTA/LUPWAIT)
tLBIXKH1
1.0
ns
3, 4
LGTA/LUPWAIT input hold from local bus clock
tLBIXKH2
1.0
ns
3, 4
LALE output transition to LAD/LDP output transition (LATCH hold
time)
tLBOTOT
1.5
ns
6
Local bus clock to output valid (except LAD/LDP and LALE)
tLBKHOV1
—2.0
ns
Local bus clock to data valid for LAD/LDP
tLBKHOV2
—2.2
ns
Local bus clock to address valid for LAD
tLBKHOV3
—2.3
ns
相關PDF資料
PDF描述
IDT70V35S20PF IC SRAM 144KBIT 20NS 100TQFP
MC8641HX1333JE IC DUAL CORE PROCESSOR 994-CBGA
IDT70V25S35PF IC SRAM 128KBIT 35NS 100TQFP
P4080NSE1MMB IC MPU 1200MHZ
IDT70914S15JI8 IC SRAM 36KBIT 15NS 68PLCC
相關代理商/技術參數(shù)
參數(shù)描述
MC8641VU1333K 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1333N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1500G 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1500H 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641VU1500J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications