參數(shù)資料
型號: MC8641HX1250HC
廠商: Freescale Semiconductor
文件頁數(shù): 13/130頁
文件大?。?/td> 0K
描述: IC MPU SGL E600 CORE 994FCCBGA
標(biāo)準(zhǔn)包裝: 1
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.25GHz
電壓: 1.05V
安裝類型: 表面貼裝
封裝/外殼: 994-BCBGA,F(xiàn)CCBGA
供應(yīng)商設(shè)備封裝: 994-FCCBGA(33x33)
包裝: 托盤
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
11
Electrical Characteristics
2.1.3
Output Driver Characteristics
Table 3 provides information on the characteristics of the output driver strengths. The values are
preliminary estimates.
2.2
Power Up/Down Sequence
The MPC8641 requires its power rails to be applied in a specific sequence in order to ensure proper device
operation.
NOTE
The recommended maximum ramp up time for power supplies is 20
milliseconds.
The chronological order of power up is as follows:
1. All power rails other than DDR I/O (Dn_GVDD, and Dn_MVREF).
Table 3. Output Drive Capability
Driver Type
Programmable
Output Impedance
(
Ω)
Supply
Voltage
Notes
DDR1 signal
18
36 (half strength mode)
D
n_GVDD = 2.5 V
4, 9
DDR2 signal
18
36 (half strength mode)
D
n_GVDD = 1.8 V
1, 5, 9
Local Bus signals
45
25
OVDD = 3.3 V
2, 6
eTSEC/10/100 signals
45
T/LVDD = 3.3 V
6
30
T/LVDD = 2.5 V
6
DUART, DMA, Multiprocessor Interrupts, System
Control & Clocking, Debug, Test, Power management,
JTAG and Miscellaneous I/O voltage
45
OVDD = 3.3 V
6
I2C
150
OVDD = 3.3 V
7
SRIO, PCI Express
100
SVDD = 1.1/1.05 V
3, 8
Notes:
1. See the DDR Control Driver registers in the MPC8641D reference manual for more information.
2. Only the following local bus signals have programmable drive strengths: LALE, LAD[0:31], LDP[0:3], LA[27:31], LCKE,
LCS[1:2], LWE[0:3], LGPL1, LGPL2, LGPL3, LGPL4, LGPL5, LCLK[0:2]. The other local bus signals have a fixed drive
strength of 45
Ω. See the POR Impedance Control register in the MPC8641D reference manual for more information about
local bus signals and their drive strength programmability.
3. See Section 17, “Signal Listings,” for details on resistor requirements for the calibration of SD
n_IMP_CAL_TX and
SD
n_IMP_CAL_RX transmit and receive signals.
4. Stub Series Terminated Logic (SSTL-25) type pins.
5. Stub Series Terminated Logic (SSTL-18) type pins.
6. Low Voltage Transistor-Transistor Logic (LVTTL) type pins.
7. Open Drain type pins.
8. Low Voltage Differential Signaling (LVDS) type pins.
9. The drive strength of the DDR interface in half strength mode is at Tj = 105C and at Dn_GVDD (min).
相關(guān)PDF資料
PDF描述
MC8641HX1250HB IC MPU SGL E600 CORE 994FCCBGA
MC8641HX1000NC IC MPU SGL E600 CORE 994FCCBGA
MC8641HX1000NB IC MPU SGL E600 CORE 994FCCBGA
356-006-506-101 CARDEDGE 6POS .156 BLACK
356-006-500-104 CARDEDGE 6POS .156 BLACK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8641HX1250J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641HX1250K 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641HX1250N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641HX1333G 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641HX1333H 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications