- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4043 > MC8610TPX800GB (Freescale Semiconductor)MPU E600 CORE 800MHZ 783-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC8610TPX800GB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 11/96頁 |
| 文件大?。?/td> | 0K |
| 描述： | MPU E600 CORE 800MHZ 783-PBGA |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | MPC86xx |
| 處理器類型： | 32-位 MPC86xx PowerPC |
| 速度： | 800MHz |
| 電壓： | 1V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 783-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
Electrical Characteristics
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
19
2.2
Power Sequencing
The MPC8610 requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These
requirements are as follows:
The chronological order of power up is:
1.
OVDD, BVDD
2.
VDD_PLAT, AVDD_PLAT, VDD_Core, AVDD_Core, AVDD_PCI, SnVDD, XnVDD, SDnAVDD (this rail must reach
90% of its value before the rail for GVDD and MVREF reaches 10% of its value)
3.
GVDD, MVREF
4.
SYSCLK
The order of power down is as follows:
1.
SYSCLK
2.
GVDD, MVREF
3.
VDD_PLAT, AVDD_PLAT, VDD_Core, AVDD_Core, AVDD_PCI, SnVDD, XnVDD, SDnAVDD
4.
ODD, BVDD
NOTE
AVDD type supplies should be delayed with respect to their source supplies by the RC time
constant of the PLL filter circuit described in Section 3.2, “Power Supply Design and
Local bus
25
35
BVDD = 3.3 V
BVDD = 2.5 V
2
45 (default)
125
BVDD = 3.3 V
BVDD = 2.5 V
BVDD = 1.8 V
PCI, DUART, DMA, interrupts, system control and clocking, debug,
test, JTAG, power management, and miscellaneous I/O voltage
45
OVDD = 3.3 V
I2C
150
OVDD = 3.3 V
PCI Express
100
XVDD = 1.0 V
3
Notes:
1. See the DDR control driver registers in the
MPC8610 Integrated Host Processor Reference Manual, for more information.
2. See the POR impedance control register in the
MPC8610 Integrated Host Processor Reference Manual, for more information
about local bus signals and their drive strength programmability.
3. See Section 1, “Pin Assignments and Reset States,” for details on resistor requirements for the calibration of
SD
n_IMP_CAL_TX and SDn_IMP_CAL_RX transmit and receive signals.
4. Stub series terminated logic (SSTL-25) type pins.
5. Stub series terminated logic (SSTL-18) type pins.
6. The drive strength of the DDR interface in half strength mode is at Tj = 105°C and at GVDD (min).
Table 4. Output Drive Capability (continued)
Driver Type
Programmable
Output Impedance
(
Ω)
Supply
Voltage
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7025S55JI8 | IC SRAM 128KBIT 55NS 84PLCC |
| IDT7025S45J8 | IC SRAM 128KBIT 45NS 84PLCC |
| IDT7025S35J8 | IC SRAM 128KBIT 35NS 84PLCC |
| XC4036XL-3HQ240C | IC FPGA C-TEMP 3.3V 3SPD 240HQFP |
| XC4036XL-3HQ208I | IC FPGA I-TEMP 3.3V 3SPD 208HQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC8610TPX800GZ | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8610 Integrated Host Processor Hardware Specifications |
| MC8610TPX800J | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC8610TVT1066JB | 功能描述:微處理器 - MPU REV 1.1 8610 1.0V -40C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC8610TVT1066JZ | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8610 Integrated Host Processor Hardware Specifications |
| MC8610TVT1067G | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。