<nobr id="l33sp"></nobr><small id="l33sp"><noframes id="l33sp"><center id="l33sp"></center>
  • 參數(shù)資料
    型號: MC80C52XXX-20SHXXX
    廠商: ATMEL CORP
    元件分類: 微控制器/微處理器
    英文描述: 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
    封裝: 0.600 INCH, SIDE BRAZED, DIP-40
    文件頁數(shù): 5/134頁
    文件大?。?/td> 3805K
    代理商: MC80C52XXX-20SHXXX
    102
    8011Q–AVR–02/2013
    ATmega164P/324P/644P
    one allows the OC0A pin to toggle on Compare Matches if the WGM02 bit is set. This option is
    not available for the OC0B pin (See Table 12-4 on page 105). The actual OC0x value will only
    be visible on the port pin if the data direction for the port pin is set as output. The PWM wave-
    form is generated by clearing (or setting) the OC0x Register at the Compare Match between
    OCR0x and TCNT0 when the counter increments, and setting (or clearing) the OC0x Register at
    Compare Match between OCR0x and TCNT0 when the counter decrements. The PWM fre-
    quency for the output when using phase correct PWM can be calculated by the following
    equation:
    The N variable represents the prescale factor (1, 8, 64, 256, or 1024).
    The extreme values for the OCR0A Register represent special cases when generating a PWM
    waveform output in the phase correct PWM mode. If the OCR0A is set equal to BOTTOM, the
    output will be continuously low and if set equal to MAX the output will be continuously high for
    non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.
    At the very start of period 2 in Figure 12-7 OCnx has a transition from high to low even though
    there is no Compare Match. The point of this transition is to guarantee symmetry around BOT-
    TOM. There are two cases that give a transition without Compare Match.
    OCR0A changes its value from MAX, like in Figure 12-7. When the OCR0A value is MAX the
    OCn pin value is the same as the result of a down-counting Compare Match. To ensure
    symmetry around BOTTOM the OCn value at MAX must correspond to the result of an up-
    counting Compare Match.
    The timer starts counting from a value higher than the one in OCR0A, and for that reason
    misses the Compare Match and hence the OCn change that would have happened on the way
    up.
    12.8
    Timer/Counter Timing Diagrams
    The Timer/Counter is a synchronous design and the timer clock (clk
    T0) is therefore shown as a
    clock enable signal in the following figures. The figures include information on when Interrupt
    Flags are set. Figure 12-8 contains timing data for basic Timer/Counter operation. The figure
    shows the count sequence close to the MAX value in all modes other than phase correct PWM
    mode.
    Figure 12-8. Timer/Counter Timing Diagram, no Prescaling
    Figure 12-9 shows the same timing data, but with the prescaler enabled.
    f
    OCnxPCPWM
    f
    clk_I/O
    N 510
    ------------------
    =
    clk
    Tn
    (clk
    I/O/1)
    TOVn
    clk
    I/O
    TCNTn
    MAX - 1
    MAX
    BOTTOM
    BOTTOM + 1
    相關PDF資料
    PDF描述
    MQ80C52CXXX-36SHXXX:D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQFP44
    MR80C52TXXX-20/883:D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
    MR80C52XXX-30SHXXX:R 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44
    MQ80C52EXXX-30 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44
    MD80C52TXXX-25/883:D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40
    相關代理商/技術參數(shù)
    參數(shù)描述
    MC80D21000G 制造商:COR 功能描述:RN
    MC80F0104 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
    MC80F0104B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
    MC80F0104D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
    MC80F0204 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS