- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299472 > MC74LCX00SD (ON SEMICONDUCTOR) 15 A 12-V Input Bus Termination Power Module for DDR/QDR Memory 10-DIP MODULE -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | MC74LCX00SD |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 門電路 |
| 英文描述： | 15 A 12-V Input Bus Termination Power Module for DDR/QDR Memory 10-DIP MODULE -40 to 85 |
| 中文描述： | LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14 |
| 封裝： | PLASTIC, SSOP-14 |
| 文件頁數(shù)： | 20/40頁 |
| 文件大?。?/td> | 350K |
| 代理商： | MC74LCX00SD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Design Considerations
LCX DATA
BR1339 — REV 3
25
MOTOROLA
Local high frequency decoupling is required to supply
power to the chip when it is transitioning from a LOW to a HIGH
value. This power is necessary to charge the load capacitance
or drive a line impedance. Figure 22 displays various VCC and
ground layout schemes along with associated impedances.
For most power distribution networks, the typical impedance
is between 100 and 150
. This impedance appears in series
with the load impedance and will cause a droop in the VCC at
the part. This limits the available voltage swing at the local
node, unless some form of decoupling is used. This drooping
of rails will cause the rise and fall times to become elongated.
Consider the example described in Figure 23 to calculate the
amount of decoupling necessary. This circuit utilizes an
LCX240 driving a 150
bus from a point somewhere in the
middle.
DATA BUS
150
BUFFER
1 OF 8
100 V
GROUND
PLANE
VOUT
0.1V
IOH
0
2.9 V
4.0ns
37mA
Worst–Case Octal Drain = 8
× 37mA = 0.3 Amp.
Figure 23. Octal Buffer Driving a 150
Bus
Buffer Output Sees Net 75
Load.
75
Load Line on IOH–VOH Characteristic
Shows Low–to–High Step of Approx. 2.8V
Being in the middle of the bus, the driver will see two 150
loads in parallel, or an effective impedance of 75
. To switch
the line from rail to rail, a drive of 37mA is needed; about
300mA will be required if all eight lines switch at once. This
instantaneous current requirement will generate a voltage
across the impedance of the power lines, causing the actual
VCC at the chip to droop. This droop limits the voltage swing
available to the driver. The net effect of the voltage droop will
lengthen device rise and fall times and slow system operation.
A local decoupling capacitor is required to act as a low
impedance supply for the driver chip during high current
conditions. It will maintain the voltage within acceptable limits
and keep rise and fall times to a minimum. The necessary
values for decoupling capacitors can be calculated with the
formula given in Figure 24.
In this example, if the VCC droop is to be kept below 30mV
and the edge rate equals 4 ns, a 0.04
F capacitor is needed.
It is good practice to distribute decoupling capacitors
evenly through the logic, placing one capacitor for every
package.
Capacitor Types
Decoupling capacitors need to be of the high K ceramic
type with low equivalent series resistance (ESR), consisting
primarily of series inductance and series resistance.
Capacitors using 5ZU dielectric have suitable properties and
make a good choice for decoupling capacitors; they offer
minimum cost and effective performance.
Figure 24. Formula for Calculating Decoupling Capacitors
VCC BUS
VCC
ZCC
CB
BYPASS CAPACITORS
SPECIFY VCC DROOP = 30mV MAX.
I = 0.3A
Q = CV
I = C
V/t
C = I
t/V
t = 4 × 10 –9
C =
0.30
× 4 × 10–9
0.03
= 40
× 10–9 = 0.040 F
SELECT CB ≥ 0.047 F
Place one decoupling capacitor adjacent to each package
driving any transmission line and distribute others evenly
throughout the logic.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74LCX02D | 15 A 12-V Input Bus Termination Power Module for DDR/QDR Memory 10-DIP MODULE -40 to 85 |
| MC74LCX02M | 0.8 to 1.8 V 18-A, 12-V Input Non-Isolated Wide-Adjust Module 10-DIP MODULE -40 to 85 |
| MC74LCX02 | 15 A 12-V Input Bus Termination Power Module for DDR/QDR Memory 10-DIP MODULE -40 to 85 |
| MC74LCX540DWR2 | LVC/LCX/Z SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| MC74LCX646DTR2 | LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74LCX02D | 功能描述:邏輯門 2-3.6V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC74LCX02DG | 功能描述:邏輯門 2-3.6V Quad 2-Input NOR RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC74LCX02DR2 | 功能描述:邏輯門 2-3.6V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC74LCX02DR2G | 功能描述:邏輯門 2-3.6V Quad 2-Input NOR RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC74LCX02DT | 功能描述:邏輯門 2-3.6V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。