參數資料
型號： MC68LC302PU20CT
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝： 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數： 96/128頁
文件大?。?/td> 641K
代理商： MC68LC302PU20CT
Table of Contents
Paragraph
Title
Page
Number
viii
MC68EN302 USER’S MANUAL
MOTOROLA
3.6.2
Read and Write Cycle Operation ............................................................ 3-4
3.7
Refresh Operation................................................................................... 3-5
3.8
DRAM Controller I/O ............................................................................... 3-6
3.8.1
Control Signal Pins ................................................................................. 3-6
3.8.2
Column Address Strobes (CAS1–CAS0)................................................ 3-6
3.8.3
Row Address Strobes (RAS1–RAS0) ..................................................... 3-6
3.8.4
DRAM Read/Write (DRAMRW) .............................................................. 3-6
3.8.5
Address Mux (AMUX) ............................................................................. 3-7
3.8.6
Parity (PARITY1–PARITY0) ................................................................... 3-7
3.8.7
Muxing Scheme ...................................................................................... 3-7
Section 4
ETHERNET Controller
4.1
Register Description.................................................................................4-2
4.1.1
Ethernet Control Register (ECNTRL).......................................................4-3
4.1.2
Ethernet DMA Configuration Status Register (EDMA).............................4-3
4.1.3
Ethernet Maximum Receive Buffer Length (EMRBLR)............................4-5
4.1.4
Interrupt Vector Register (IVEC) ..............................................................4-6
4.1.5
Interrupt Event Register (INTR_EVENT) .................................................4-6
4.1.6
Interrupt Mask Register (INTR_MASK)....................................................4-8
4.1.7
Ethernet Configuration (ECNFIG) ............................................................4-9
4.1.8
Ethernet Test (ETHER_TEST)...............................................................4-10
4.1.9
AR Control Register (AR_CNTRL).........................................................4-11
4.2
Ethernet Buffer Descriptors....................................................................4-12
4.2.1
Ethernet Receive Buffer Descriptor (Rx BD)..........................................4-13
4.2.2
Ethernet Transmit Buffer Descriptor ......................................................4-16
4.3
DMA and Buffer Descriptor Logic ..........................................................4-18
4.3.1
Buffer Descriptor Logic ..........................................................................4-18
4.3.2
DMA Logic .............................................................................................4-19
4.4
Transmit and Receive FIFOs .................................................................4-19
4.4.1
Transmit FIFO........................................................................................4-19
4.4.2
Receive FIFO.........................................................................................4-20
4.5
Ethernet Protocol Logic..........................................................................4-20
4.5.1
Ethernet Transmit ..................................................................................4-20
4.5.2
Ethernet Receive ...................................................................................4-21
4.5.3
Ethernet Loopback.................................................................................4-22
4.6
Ethernet AR (Address Recognition).......................................................4-22
4.6.1
Buffer Descriptor Modification................................................................4-23
4.6.2
Writing Addresses into Tables ...............................................................4-25
4.6.3
Reading Addresses from Tables............................................................4-27
Section 5
Signal Descriptions
5.1
Pin/Signal Combinations..........................................................................5-1
5.2
MC68EN302/MC68302 Common Signals ...............................................5-4
5.3
MC68302 Signals Removed or Redefined...............................................5-5
相關PDF資料
PDF描述
MC68EN302PV25BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302PV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
相關代理商/技術參數
參數描述
MC68LC302PU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤
MC68LC302PU25CT 功能描述:微處理器 - MPU 25MHz 2.5MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LK332ACAG16 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
MC68LK332ACAG16 制造商:Freescale Semiconductor 功能描述:Microcontroller
MC68LK332ACEH16 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*