參數(shù)資料
型號(hào)： MC68HC11EA9VFN3
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC52
封裝： PLASTIC, LCC-52
文件頁(yè)數(shù)： 32/58頁(yè)
文件大小： 583K
代理商： MC68HC11EA9VFN3
MOTOROLA
MC68HC11EA9
38
MC68HC11EA9TS/D
OC1I–OC4I — Output Compare (OCx) Interrupt Enable
If the OCxI enable bit is set when a match occurs, an interrupt is generated.
0 = Interrupts from OCx channel disabled
1 = Successful compares on OCx channel generate interrupts
I4/O5I — Input Capture 4/Output Compare 5 Interrupt Enable
When I4/O5 in PACTL is one, I4/O5I is the input capture 4 interrupt enable bit and edges on the I4/O5
pin generate interrupts. When I4/O5 in PACTL is zero, I4/O5I is the output compare 5 interrupt enable
bit and successful matches generate interrupts.
0 = Interrupts from IC4/OC5 channel disabled
1 = Interrupts from IC4/OC5 channel enabled
IC1I–IC3I — Input Capture (ICx) Interrupt Enable
If the ICxI enable bit is set when an edge is detected on the ICx pin, an interrupt is generated.
0 = Interrupts from ICx channel disabled
1 = Edges detected on ICx pin generate interrupts
NOTE
Bits in TMSK1 correspond bit for bit with flag bits in TFLG1. Ones in TMSK1 enable
the corresponding interrupt sources.
Clear a flag by writing a one to the appropriate bit.
OC1F–OC4F — Output Compare (OCx) Interrupt Flag
If the OCxI enable bit is set when a match occurs, the corresponding flag bit is set and an interrupt is
generated.
0 = No match has occurred
1 = A successful compare has occurred on OCx channel
I4/O5I — Input Capture 4/Output Compare 5 Interrupt Enable
When I4/O5 in PACTL is one, I4/O5I is the input capture 4 interrupt enable bit and edges (rising or fall-
ing, depending on configuration) on the I4/O5 pin cause this flag to be set and an interrupt is generated.
When I4/O5 in PACTL is zero, I4/O5I is the output compare 5 interrupt enable bit and successful match-
es cause this flag to be set and an interrupt generated.
0 = Interrupts from IC4/OC5 channel disabled
1 = Interrupts from IC4/OC5 channel enabled
IC1I–IC3I — Input Capture (ICx) Interrupt Enable
If the ICxI enable bit is set when an edge (rising or falling, depending on configuration) is detected on
the ICx pin, an interrupt is generated.
0 = Interrupts from ICx channel disabled
1 = Edges detected on ICx pin generate interrupts
TMSK1 — Timer Interrupt Mask 1
$1022
BIT 7
654321
BIT 0
OC1I
OC2I
OC3I
OC4I
I4/O5I
IC1I
IC2I
IC3I
RESET:
00000000
TFLG1 — Timer Interrupt Flag 1
$1023
BIT 7
654321
BIT 0
OC1F
OC2F
OC3F
OC4F
I4/O5F
IC1F
IC2F
IC3F
RESET:
00000000
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC711EA9MP2 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP56
MC68HC711EA9MFS2 8-BIT, UVPROM, 2 MHz, MICROCONTROLLER, CQCC52
MC68HC11EA9VFN2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
MC68HC11EA9CFN3 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC52
MC68HC11EA9MFN2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11EA9VP2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcontrollers
MC68HC11EA9VP3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcontrollers
MC68HC11ED0 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
MC68HC11ED0CFN2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
MC68HC11ED0CFN3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*