- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359663 > MC68HC11A0CFN1 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) ROM-based high-performance microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A0CFN1 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | ROM-based high-performance microcontrollers |
| 中文描述： | 基于ROM的高性能微控制器 |
| 文件頁數(shù)： | 44/124頁 |
| 文件大小： | 840K |
| 代理商： | MC68HC11A0CFN1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
OPERATING MODES AND ON-CHIP MEMORY
For More Information On This Product,
Go to: www.freescale.com
4-10
TECHNICAL DATA
4.2.2.3 OPTION Register
The 8-bit special-purpose OPTION register sets internal system configuration options
during initialization. The time protected control bits, IRQE, DLY, and CR[1:0] can be
written to only once after a reset and then they become read-only. This minimizes the
possibility of any accidental changes to the system configuration.
*Can be written only once in first 64 cycles out of reset in normal modes, or at any time in special modes
Bits [7:6] and 2 — Not implemented
Always read zero
IRQE — IRQ
Select Edge Sensitive only
0 = IRQ
is configured for level sensitive operation
1 = IRQ
is configured for edge sensitive only operation
DLY — Enable Oscillator Startup Delay
0 = The oscillator startup delay coming out of STOP is bypassed and the MCU re-
sumes processing within about four bus cycles.
1 = A delay of approximately 4000 E-clock cycles is imposed as the MCU is started
up from the STOP power-saving mode. This delay allows the crystal oscillator
to stabilize.
CME — Clock Monitor Enable
Refer to
SECTION 5 RESETS AND INTERRUPTS
.
CR[1:0] — COP Timer Rate Select Bits
The internal E clock is first divided by 2
15
before it enters the COP watchdog system.
These control bits determine a scaling factor for the watchdog timer. Refer to
SEC-
TION 5 RESETS AND INTERRUPTS
.
OPTION
— System Configuration Options
Bit 7
0
RESET:
0
$0039
Bit 0
CR0*
0
6
0
0
5
4
3
2
0
0
1
IRQE*
0
DLY*
1
CME
0
CR1*
0
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A0CFN4 | ROM-based high-performance microcontrollers |
| MC68HC11A0CFU | ROM-based high-performance microcontrollers |
| MC68HC11A0CFU1 | ROM-based high-performance microcontrollers |
| MC68HC11A0CFU4 | ROM-based high-performance microcontrollers |
| MC68HC11A0FB | ROM-based high-performance microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A0CFN2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A0CFN3 | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC68HC11A0CFN3R2 | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC11A0CFN4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11A0CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 768RAM A/D 3MH RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。