- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4012 > MC68EC030FE40C (Freescale Semiconductor)IC MPU 32BIT ENHANCED 132-CQFP PDF資料下載
參數(shù)資料
| 型號： | MC68EC030FE40C |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT ENHANCED 132-CQFP |
| 標準包裝： | 36 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 40MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BCQFP |
| 供應商設備封裝： | 132-CQFP（24x24） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MOTOROLA
MC68EC030 TECHNICAL DATA
1 3
DATA CACHE
The organization of the data cache (see Figure 7) is similar to that of the instruction cache. However, the
tag is composed of the upper 24 address bits, the four valid bits, and all three function code bits, explicitly
specifying the address space associated with each line. The data cache employs a write-through policy
with programmable write allocation of data writes— i.e., if a cache hit occurs on a write cycle, both the data
cache and the external device are updated with the new data. If a write cycle generates a cache miss, the
external device is updated, and a new data cache entry can be replaced or allocated for that address,
depending on the state of the write-allocate (WA) bit in the CACR.
F F F
CC C 3
2 2 2 2 1 1 111111110000000000
21 0 1
3 20
1
98 7 65432109876543210
COMPARATOR
TAG
1 OF 16
SELECT
VALID
TAG REPLACE
INDEX
TAG
LINE HIT
DATA FROM DATA
CACHE DATA BUS
CACHE CONTROL LOGIC
V
ACCESS ADDRESS
DATA TO EXECUTION
UNIT
ENTRY HIT
A
LONG-WORD
SELECT
CACHE SIZE = 64 (LONG WORDS)
LINE SIZE = 4 (LONG WORDS)
SET SIZE = 1
AA AAAAAAAAAAAAAAAAAAAAAA
Figure 7. On-Chip Data Cache Organization
OPERAND TRANSFER MECHANISM
The MC68EC030 offers three different mechanisms by which data can be transferred into and out of the
chip. Asynchronous bus cycles, compatible with the asynchronous bus on the MC68020 and MC68030,
can transfer data in a minimum of three clock cycles; the amount of data transferred on each cycle is
determined by the dynamic bus sizing mechanism on a cycle-by-cycle basis with the data transfer and size
acknowledge (
DSACKx) signals. Synchronous bus cycles, compatible with the synchronous bus on the
MC68030, are terminated with the synchronous termination (
STERM) signal and always transfer 32-bits
of data in a minimum of two clock cycles, increasing the bus bandwidth available for other bus masters,
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68360EM25L | IC MPU QUICC 25MHZ 240-FQFP |
| MC68302FC16C | IC MPU MULTI-PROTOCOL 132-PQFP |
| MC68302CFC16C | IC MPU MULTI-PROTOCOL 132-PQFP |
| IDT70V07L55J | IC SRAM 256KBIT 55NS 68PLCC |
| IDT7007L55J | IC SRAM 256KBIT 55NS 68PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC030FE40C | 制造商:Freescale Semiconductor 功能描述:Microprocessor |
| MC68EC030RP25B | 制造商:Motorola Inc 功能描述:68EC030RP25B |
| MC68EC040 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors |
| MC68EC040BRC33A | 制造商:Motorola Inc 功能描述: |
| MC68EC040E25A | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。