參數(shù)資料
型號(hào)： MC68EC030FE40C
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 20/36頁(yè)
文件大?。?/td> 0K
描述： IC MPU 32BIT ENHANCED 132-CQFP
標(biāo)準(zhǔn)包裝： 36
系列： M680x0
處理器類型： M680x0 32-位
速度： 40MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 132-BCQFP
供應(yīng)商設(shè)備封裝： 132-CQFP（24x24）
包裝： 托盤
MOTOROLA
MC68EC030 TECHNICAL DATA
2 7
NOTES:
1. This number can be reduced to 5 ns if strobes have equal loads.
2. If the asynchronous setup time (#47A) requirements are satisfied, the
DSACKx low to data setup time
(#31) and
DSACKx low to BERR low setup time (#48) can be ignored. The data must only satisfy the
data-in clock low setup time (#27) for the following clock cycle and
BERR must only satisfy the late
BERR low to clock low setup time (#27A) for the following clock cycle.
3. This parameter specifies the maximum allowable skew between
DSACK0 to DSACK1 asserted or
DSACK1 to DSACK0 asserted; specification #47A must be met by DSACK0 or DSACK1.
4. This specification applies to the first (
DSACK0 or DSACK1) DSACKx signal asserted. In the absence of
DSACKx, BERR is an asynchronous input using the asynchronous input setup time (#47A).
5.
DBEN may stay asserted on consecutive write cycles.
6. The minimum values must be met to guarantee proper operation. If this maximum value is exceeded,
BG may be reasserted.
7. This specification indicates the minimum high time for
ECS and OCS in the event of an internal cache hit
followed immediately by another cache hit, a cache miss, or an operand cycle.
8. This specification guarantees operation with the MC68881/MC68882, which specifies a minimum time
for
DS negated to AS asserted (specification #13A in the MC68881/MC68882 User's Manual).
Without this specification, incorrect interpretation of specifications #9A and #15 would indicate that
the MC68EC030 does not meet the MC68881/MC68882 requirements.
9. This specification allows a system designer to guarantee data hold times on the output side of data
buffers that have output enable signals generated with
DBEN. The timing on DBEN precludes its use
for synchronous READ cycles with no wait states.
10. These specifications allow system designers to guarantee that an alternate bus master has stopped
driving the bus when the MC68EC030 regains control of the bus after an arbitration sequence.
11.
DS will not be asserted for synchronous write cycles with no wait states.
12. These hold times are specified with respect to strobes (asynchronous) and with respect to the clock
(synchronous). The designer is free to use either time.
13. Synchronous inputs must meet specifications #60 and #61 with stable logic levels for
all rising edges of
the clock while
AS is asserted. These values are specified relative to the high level of the rising clock
edge. The values originally published were specified relative to the low level of the rising clock edge.
14. This specification allows system designers to qualify the
CS signal of an MC68881/MC68882 with AS
(allowing 7 ns for a gate delay) and still meet the
CS to DS setup time requirement (spec 8B of the
MC68881/MC68882 User's Manual).
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68360EM25L IC MPU QUICC 25MHZ 240-FQFP
MC68302FC16C IC MPU MULTI-PROTOCOL 132-PQFP
MC68302CFC16C IC MPU MULTI-PROTOCOL 132-PQFP
IDT70V07L55J IC SRAM 256KBIT 55NS 68PLCC
IDT7007L55J IC SRAM 256KBIT 55NS 68PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68EC030FE40C 制造商:Freescale Semiconductor 功能描述:Microprocessor
MC68EC030RP25B 制造商:Motorola Inc 功能描述:68EC030RP25B
MC68EC040 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors
MC68EC040BRC33A 制造商:Motorola Inc 功能描述:
MC68EC040E25A 制造商:Freescale Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*