參數(shù)資料
型號(hào): MC68EC030FE40C
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 34/36頁(yè)
文件大?。?/td> 0K
描述: IC MPU 32BIT ENHANCED 132-CQFP
標(biāo)準(zhǔn)包裝: 36
系列: M680x0
處理器類型: M680x0 32-位
速度: 40MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 132-BCQFP
供應(yīng)商設(shè)備封裝: 132-CQFP(24x24)
包裝: 托盤
MOTOROLA
MC68EC030 TECHNICAL DATA
7
All microprocessors of the M68000 Family support instruction tracing (via the T0 status bit in the
MC68EC030) where each instruction executed is followed by a trap to a user-defined trace routine. The
MC68EC030, like the MC68030 and MC68040, also has the capability to trace only on change-of-flow
instructions (branch, jump, subroutine call and return, etc.) using the T1 status bit. These features are
important for software program development and debug.
The vector base register (VBR) is used to determine the run-time location of the exception vector table in
memory; thus, each separate vector table for each process or task can properly manage exceptions
independent of each other.
The M68000 Family processors distinguish address spaces as supervisor/user, program/data, and CPU
space. These five combinations are specified by the function code pins (FC0/FC1/FC2) during bus
cycles, indicating the particular address space. Using the function codes, the memory subsystem
(hardware) can distinguish between supervisor accesses and user accesses as well as program accesses,
data accesses, and CPU space accesses. To support the full privileges of the supervisor, the alternate
function code registers allow the supervisor to specify the function code for an access by appropriately
preloading the SFC/DFC registers.
The cache registers allow supervisor software manipulation of the on-chip instruction and data caches.
Control and status accesses to the caches are provided by the cache control register (CACR); the cache
address register (CAAR) specifies the address for those cache control functions that require an address.
The access control registers are accessible by the supervisor only. The access control registers are used
to define two memory spaces with caching restrictions. The ACU status register (ACUSR) is used to show
the result of PTEST operations on the ACU.
DATA TYPES AND ADDRESSING MODES
Seven basic data types are supported by the MC68EC030:
Bits
Bit Fields (String of consecutive bits, 1–32 bits long)
BCD Digits (Packed: 2 digits/byte, Unpacked: 1 digit/byte)
Byte Integers (8 bits)
Word Integers (16 bits)
Long-Word Integers (32 bits)
Quad-Word Integers (64 bits)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68360EM25L IC MPU QUICC 25MHZ 240-FQFP
MC68302FC16C IC MPU MULTI-PROTOCOL 132-PQFP
MC68302CFC16C IC MPU MULTI-PROTOCOL 132-PQFP
IDT70V07L55J IC SRAM 256KBIT 55NS 68PLCC
IDT7007L55J IC SRAM 256KBIT 55NS 68PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68EC030FE40C 制造商:Freescale Semiconductor 功能描述:Microprocessor
MC68EC030RP25B 制造商:Motorola Inc 功能描述:68EC030RP25B
MC68EC040 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors
MC68EC040BRC33A 制造商:Motorola Inc 功能描述:
MC68EC040E25A 制造商:Freescale Semiconductor 功能描述: