- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1948 > MC68306FC16B (Freescale Semiconductor)IC MPU INTEGRATED 132-PQFP PDF資料下載
參數(shù)資料
| 型號： | MC68306FC16B |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 29/191頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU INTEGRATED 132-PQFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | M683xx |
| 處理器類型： | M683xx 32-位 |
| 速度： | 16MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BQFP 緩沖式 |
| 供應(yīng)商設(shè)備封裝： | 132-PQFP（24.13x24.13） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁
6- 16
MC68306 USER'S MANUAL
MOTOROLA
In either case, the data bits are loaded into the data portion of the stack while the A/D bit
is loaded into the status portion of the stack normally used for a parity error (DUSR bit 5).
Framing error, overrun error, and break detection operate normally. The A/D bit takes the
place of the parity bit; therefore, parity is neither calculated nor checked. Messages in this
mode may still contain error detection and correction information. One way to provide
error detection, if 8-bit characters are not required, is to use software to calculate parity
and append it to the 5-, 6-, or 7-bit character.
6.3.5 Counter/Timer
The 16-bit counter/timer can operate in a counter mode or a timer mode. In either mode,
the counter/timer clock source can be programmed to come from several sources and the
counter/timer output can be programmed to appear on output port pin OP3 (inverted). The
preload value stored in the concatenation of the counter/timer upper register (DUCTUR)
and the counter/timer lower register (DUCTLR) can be from $0002 through $FFFF and
this value can be changed at any time. In the counter mode, the counter/timer can be
started and stopped by the CPU. Thus, this mode allows the counter/timer to be used as a
system stopwatch, a real-time single interrupt generator, or a device watchdog. In the
timer mode, the counter/timer runs continuously and cannot be started or stopped by the
CPU. Instead, the CPU only resets the counter/timer. Thus, this mode allows the
counter/timer to be used as a programmable clock source for channels A and B, periodic
interrupt generator, or a variable duty cycle square-wave generator. Upon power-up and
after reset, the counter/timer operates in counter mode.
6.3.5.1 COUNTER MODE. In the counter mode, the counter/timer counts down from the
preload value using the programmed counter clock source. The counter clock source can
be the X1/CLK pin, the channel A transmitter clock, the channel B transmitter clock, or an
external clock on the input port pin IP2. The CPU can start and stop the counter and can
read the count value (DUCUR:DUCLR). When a read at the start counter command
address is performed, the counter initializes itself with the preload value and begins a
countdown sequence. Upon reaching $0000 (terminal count), the counter sets the
counter/timer-output and the counter/timer ready bit in the interrupt status register
(DUISR[3]), rolls over from $0000 to $FFFF, and continues counting. The counter can be
programmed to generate an interrupt request for this condition on the IRQ or TIRQ output.
If the preload value is changed by the CPU, the counter will not recognize the new value
until it receives the next start counter command (and must reinitialize itself). When a read
at the stop counter command address is performed, the counter stops the countdown
sequence and clears the C/T output and DUISR[3]. The count value should only be read
while the counter is stopped. This is because only one of the count registers (either
DUCUR or DUCLR) can be read at a time and if the counter is running, a decrement of
DUCLR that requires a borrow from the DUCUR could take place between the two reads.
6.3.5.2 TIMER MODE. In the timer mode, the counter/timer generates a square-wave
output derived from the programmed timer input (clock source). The timer clock source is
X1/CLK or an external input on input port pin IP2, divided by one or sixteen. The square
wave generated by the timer has a period of twice the preload value times the period of
the clock source, is available as a clock source for both communications channels, and
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68331CPV16 | IC MCU 32BIT 16MHZ 144-LQFP |
| MC68332ACPV25 | IC MCU 32-BIT 25MHZ A MASK |
| MC68334GCFC16 | IC MCU 16MHZ 1K RAM 132-PQFP |
| MC68340AG16EB1 | IC MPU W/DMA 16MHZ 144-LQFP |
| MC68340PV16VE | IC MCU 32BIT 16MHZ 144-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68306PV16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated EC000 Processor |
| MC68306PV20B | 制造商:Rochester Electronics LLC 功能描述:INTEGRATED EC000 MPU - Bulk |
| MC68307 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307AD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307UM | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。