參數(shù)資料
型號: MC145572AFN
廠商: Freescale Semiconductor
文件頁數(shù): 19/52頁
文件大?。?/td> 0K
描述: IC TRANSCEIVER ISDN 44-PLCC
標準包裝: 26
類型: 收發(fā)器
規(guī)程: RS232
電源電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(17.525x17.525)
包裝: 管件
27
MC145572EVK
Note that the M and the A bits used in the IDL interface of the MC145574 S/T-Interface Transceiver are
not used by the MC145572, and, therefore, are not driven by the MC145572.
NTFSR: (NT U-Interface Transceiver Pin FSR).
This pin is an input when the MC145572 is congured for slave mode and an output when congured for
master mode, as established by switch S4-1, MAS/SLV. In the master mode this output is phase locked
to the signal received at the NT1 U-Interface. This signal is associated with data output from the Dout pin
of the MC145572. This signal is also connected to the FSC/FSR pin of the MC145574 S/T-Transceiver.
NTFSX: (NT U-Interface Transceiver Pin FSX).
This pin is an input when the MC145572 is congured for slave mode and an output when congured for
master mode, as established by switch S2-1, MAS/SLV. In the master mode this output is phase locked
to the signal received at the NT1 U-Interface. This signal is associated with data input to the Din pin of the
MC145572.
STIRQ: Interrupt Request T (S/T-Interface Transceiver IRQ).
The STIRQ pin is an active low open drain output used to signal the MCU devices that an interrupt condition
exists in the MC145574 S/T-Interface Transceiver. On clearing the interrupt condition, the STIRQ pin is
returned to the high impedance state.
NTSFAX: Transmit Superframe Alignment.
This pin carries a signal that indicates the rst 2B+D frame in a U superframe to be transmitted onto the
U-Interface.This signal is not active when the NT side MC145572 is congured for full GCI mode operation.
NTSFAR: Receive Superframe Alignment.
This pin carries a signal that indicates the rst 2B+D frame in a U superframe to be received from the
U-Interface.This signal is not active when the NT side MC145572 is congured for full GCI mode operation.
NTFREF: Synchronized Clock Out, MCU Mode.
When the NT side MC145572 is congured for MCU mode operation, S4-4 in IDL2 position, this pin
provides the recovered timing clock. The frequency of the clock at this pin is selected by programming the
NT side MC145572 registers BR7(b4) and OR7(b4).
NTFREFO: Synchronized Clock Out, GCI Mode.
When the NT side MC145572 is congured for full GCI mode operation, S4-4 in GCI position, this pin
provides the recovered timing clock. The frequency of the clock is selected between 2.048 MHz and
512 kHz by the setting of S3-4, GCI2048/GCI512.
NTCLK or NTGTCLK: Gated IDL Clock Output.
This pin provides a gated clock output. The clock input of an external bit error rate tester should be
connected to this signal.
GND: Ground.
Negative Power Supply.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
M83723/87R1005N CONN PLUG 5POS STRAIGHT W/PINS
VI-27M-MX-F1 CONVERTER MOD DC/DC 10V 75W
M83723/83A1404N CONN RCPT 4POS WALL MT W/PINS
VI-210-MX-F4 CONVERTER MOD DC/DC 5V 75W
PI90LVB179W IC HI-DRIVE LVDS XCVR 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC145572APB 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145572APBR2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC145572FN 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC145572FNR2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC145572PB 制造商:Rochester Electronics LLC 功能描述:- Bulk