- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8804 > MC145152DW2 (Freescale Semiconductor)IC PAR-IN PLL FREQ SYNTH 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | MC145152DW2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PAR-IN PLL FREQ SYNTH 28-SOIC |
| 標準包裝： | 26 |
| 類型： | PLL 時鐘/頻率合成器 |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 25MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 9 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
MC145151-2 and MC145152-2 Technical Data, Rev. 5
20
Freescale Semiconductor
Design Considerations
For VDD = 5.0 V, the crystal should be specified for a loading capacitance, CL, which does not exceed
32 pF for frequencies to approximately 8.0 MHz, 20 pF for frequencies in the area of 8.0 to 15 MHz, and
10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC
capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic
CL values. The shunt load capacitance, CL, presented across the crystal can be estimated to be:
where
C1 and C2= external capacitors (see Figure 13)
Figure 14. Parasitic Capacitances of the Amplifier
Figure 15. Equivalent Crystal Networks
The oscillator can be “trimmed” on-frequency by making a portion or all of C1 variable. The crystal and
associated components must be located as close as possible to the OSCin and OSCout pins to minimize
distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray
capacitance should be added to the value for Cin and Cout.
Power is dissipated in the effective series resistance of the crystal, Re, in Figure 15. The drive level
specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage
or excessive shift in frequency. R1 in Figure 13 limits the drive level. The use of R1 may not be necessary
in some cases (i.e., R1 = 0
).
CL =
CinCout
Cin + Cout
+ Ca + Co +
C1C2
C1+C2
Cin
Cout
Ca
NOTE: Values are supplied by crystal manufacturer
(parallel resonant crystal).
2
1
2
1
2
1
RS
LS
CS
Re
Xe
CO
相關PDF資料 |
PDF描述 |
|---|---|
| MC145151DW2R2 | IC PAR-IN PLL FREQ SYNTH 28-SOIC |
| MC145151DW2 | IC PAR-IN PLL FREQ SYNTH 28-SOIC |
| CS3108A-40-62S | CONN PLUG 60POS RT ANG W/SCKT |
| CS3102A-20-70P | CONN RCPT 17POS BOX MNT W/PINS |
| CS3108A-40-53S | CONN PLUG 60POS RT ANG W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC145152DW2R2 | 功能描述:IC PAR-IN PLL FREQ SYNTH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| MC145155P | 制造商:Motorola Inc 功能描述: |
| MC145158-2 | 制造商:Motorola Inc 功能描述: |
| MC145158DW2 | 功能描述:IC SER-IN PLL FREQ SYNTH 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| MC145158DW2R2 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。