- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26792 > MC100ES8111FA (FREESCALE SEMICONDUCTOR INC) 100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | MC100ES8111FA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-32 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 344K |
| 代理商： | MC100ES8111FA |
Advanced Clock Drivers Devices
Freescale Semiconductor
5
MC100ES8111
Table 6. AC Characteristics (VCC = 3.3 V ± 5%, VCCO = 1.5 V ± 0.1 V or VCCO = 1.8 V ± 0.1 V), TJ = 0°C to +110°C(1)
1. AC characteristics apply for parallel output termination of 50
to VTT (GND).
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
REF_SEL= 0, Active Clock Input Pair CLK0, CLK0 (HSTL differential signals)
VDIF
Differential Input Voltage(2) (Peak-to-Peak)
2. VDIF (DC) is the minimum differential HSTL input voltage swing required for device functionality.
0.4
V
VX, IN
Differential Cross Point Voltage(3)
3. VX (DC) is the crosspoint of the differential HSTL input signal. Functional operation is obtained when the crosspoint is within the VX (DC)
range and the input swing lies within the VDIF (DC) specification.
0.68
0.9
V
fCLK
Input Frequency
0
625
MHz
tPD
Propagation Delay CLK0 to Qn
VCCO = 1.8 V
VCCO = 1.5 V
700
990
1030
1270
1420
ps
Differential
tSK(PP)
Output-to-Output Skew (Part-to-Part)
VCCO = 1.8 V
VCCO = 1.5 V
570
720
ps
Differential
tSK(P)
Output Pulse Skew(4)
VCCO = 1.8 V
VCCO = 1.5 V
4. Output duty cycle is DC = (0.5 ± 150 ps fOUT) 100%. E.g. the DC range at fOUT = 100 MHz is 48.5% < DC < 51.5%.
100
150
ps
REF_SEL = 1, Active Clock Input Pair CLK1, CLK1 (PECL differential signals)
VPP
Differential Input Voltage(5) (Peak-to-Peak)
5. VPP (AC) is the minimum differential PECL input voltage swing required to maintain AC characteristics including tpd and device-to-device
skew.
0.2
1.0
V
VCMR
Differential Input Crosspoint Voltage(6)
6. VCMR (AC) is the crosspoint of the differential HSTL input signal. Normal AC operation is obtained when the crosspoint is within the VCMR
(AC) range and the input swing lies within the V
PP (AC) specification. Violation of V
CMR (AC) or VPP (AC) impacts the device propagation
delay, device and part-to-part skew.
1.0
VCC-0.6
V
fCLK
Input Frequency
0
625
MHz
Differential
tPD
Propagation Delay CLK1 to Qn
VCCO = 1.8 V
VCCO = 1.5 V
590
860
910
1220
1360
ps
Differential
tSK(PP)
Output-to-Output Skew (Part-to-Part)
VCCO = 1.8 V
VCCO = 1.5 V
630
770
ps
Differential
tSK(P)
Output Pulse Skew(7)
VCCO = 1.8 V
VCCO = 1.5 V
7. Output pulse skew is the absolute difference of the propagation delay times: | tPLH - tPHL |. The output duty cycle is DC = (0.5 ± 200 ps
fOUT) 100%. E.g. the DC range at fOUT = 100 MHz and VCCO = 1.5 V is 48.0% < DC < 52.0%.
150
200
ps
HSTL Clock Outputs (Qn, Qn)
VX, OUT Output Differential Crosspoint
0.68
0.91
1.1
V
VOH
Output High Voltage
VCCO = 1.8 V
VCCO = 1.5 V
VCCO-0.8 V
VCCO-0.5 V
1.5
V
VOL
Output Low Voltage
0.2
0.8
V
VO(P-P)
Differential Output Voltage (Peak-to-Peak) VCCO = 1.8 V
VCCO = 1.5 V
0.45
0.40
1.0
V
tSK(O)
Output-to-Output Skew
VCCO = 1.8 V
VCCO = 1.5 V
37
60
80
105
ps
Differential
tJIT(CC)
Output Cycle-to-Cycle Jitter RMS (1
σ)
1.0
ps
tr, tf
Output Rise/Fall Time
150
800
ps
20% to 80%
tPDL(8)
8. Propagation delay OE deassertion to differential output disabled (differential low: true output low, complementary output high).
Output Disable Time
2.5T + tPD
3.5T + tPD
ns
T=CLKn period
tPLE(9)
9. Propagation delay OE assertion to output enabled (active).
Output Enable Time
3.0T + tPD
4.0T + tPD
ns
T=CLKn period
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100H640FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 2 INVERTED OUTPUT(S), PQCC28 |
| MC100H641FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| MC100H644FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 2 INVERTED OUTPUT(S), PQCC20 |
| MC100LVE111FNR2 | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 9 INVERTED OUTPUT(S), PQCC28 |
| MC100LVE111FN | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 9 INVERTED OUTPUT(S), PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100ES8111FAR2 | 制造商:Integrated Device Technology Inc 功能描述:CLOCK DRVR 2-IN HSTL 32LQFP - Tape and Reel |
| MC100H600FN | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100H600FNG | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100H600FNR2 | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100H600FNR2G | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。