- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26792 > MC100ES8111FA (FREESCALE SEMICONDUCTOR INC) 100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100ES8111FA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-32 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 344K |
| 代理商： | MC100ES8111FA |
Advanced Clock Drivers Devices
Freescale Semiconductor
7
MC100ES8111
Power Supply Bypassing
The MC100ES8111 is a mixed analog/digital product. The
differential architecture of the MC100ES8111 supports low
noise signal operation at high frequencies. In order to
maintain its superior signal quality, all VCC pins should be
bypassed by high-frequency ceramic capacitors connected
to GND. If the spectral frequencies of the internally
generated switching noise on the supply pins cross the series
resonant point of an individual bypass capacitor, its overall
impedance begins to look inductive and thus increases with
increasing frequency. The parallel capacitor combination
shown ensures that a low impedance path to ground exists
for frequencies well above the noise bandwidth.
Figure 4. VCC, VCCO Power Supply Bypass
Output Enable/Disable Control
The MC100ES8111 enables and disables outputs
synchronously to the input clock signal. The user may enable
and disable the outputs by using the OE control regardless of
any hold and setup time constraints. Output runt pulses are
prevented in any case. Outputs are disabled in logic low state
(Qn=Low, Qn=High) without a change of the output
impedance.
Figure 5. MC100ES8111 Output Disable/Enable Timing
VCC
0.1 nF
33...100 nF
MC100ES8111
0.1 nF
33...100 nF
4
3.3 V ± 5%
1.8 V ± 0.1 V or
VCCO
1.5 V ± 0. 1V
CLKn
OE
Qn
tPDL (OE to Qn)
50%
tPLE (OE to Qn)
Outputs Disabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100H640FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 2 INVERTED OUTPUT(S), PQCC28 |
| MC100H641FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| MC100H644FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 2 INVERTED OUTPUT(S), PQCC20 |
| MC100LVE111FNR2 | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 9 INVERTED OUTPUT(S), PQCC28 |
| MC100LVE111FN | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 9 INVERTED OUTPUT(S), PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100ES8111FAR2 | 制造商:Integrated Device Technology Inc 功能描述:CLOCK DRVR 2-IN HSTL 32LQFP - Tape and Reel |
| MC100H600FN | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100H600FNG | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100H600FNR2 | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100H600FNR2G | 功能描述:轉(zhuǎn)換 - 電壓電平 9-Bit TTL to ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。