- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384665 > MAX3675 (Maxim Integrated Products, Inc.) 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier PDF資料下載
參數(shù)資料
| 型號： | MAX3675 |
| 廠商： | Maxim Integrated Products, Inc. |
| 元件分類： | 運動控制電子 |
| 英文描述： | 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| 中文描述： | 622Mbps、低功耗、3.3V時鐘恢復與數(shù)據(jù)再定時IC，帶有限幅放大器 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 190K |
| 代理商： | MAX3675 |
M
622Mbps, Low-Power, 3.3V Cloc k-Rec overy
and Data-Retiming IC with Limiting Amplifier
_______________________________________________________________________________________
7
_______________Detailed Desc ription
The block diagram in Figure 1 shows the MAX3675’s
architecture. It consists of a limiting amplifier input
stage followed by a fully integrated clock/data-recovery
(CDR) block implemented with a phase-locked loop
(PLL). The input stage is selectable between a limiting
amplifier or a simple PECL input buffer. The limiting
amplifier provides a loss-of-power (LOP) monitor and a
received-signal-strength indicator (RSSI). The PLL con-
sists of a phase/frequency detector (PFD), a loop filter
amplifier, and a voltage-controlled oscillator (VCO).
Limiting Amplifier
The MAX3675’s on-chip limiting amplifier accepts an
input signal level from 3.0mVp-p to 1.2Vp-p. The ampli-
fier consists of a cascade of gain stages that include
full-wave logarithmic detectors. The combined small-
signal gain is approximately 42dB, and the -3dB band-
width is 800MHz. Input-referred noise is less than
100μV
RMS
, providing excellent sensitivity for small-
amplitude data streams.
In addition to driving the CDR, the limiting amplifier pro-
vides both an RSSI output and an LOP monitor that
allow the user to program the threshold voltage. The
RSSI circuitry provides an output voltage that is linearly
proportional to the input power (in decibels) detected
between the ADI+ and ADI- input pins and is sensitive
enough to reliably detect signals as small as 2mVp-p.
Input DC offset reduces the accuracy of the power
detector; therefore, an integrated feedback loop is
included that automatically nulls the input offset of the
gain stage. The addition of this offset-correction loop
requires that the input signal be AC coupled when
using the ADI+ and ADI- inputs.
Finally, for applications that do not require the limiting
amplifier, selecting the digital inputs conserves power
by turning off the post-amplifier block.
MAX3675
LOL
PHASE/FREQ
DETECTOR
POWER
DETECT
OFFSET
CORRECTION
FILTER
622.08MHz
LIMITER
42dB
BIAS
VCO
Σ
D
Q
Q
I
CFILT
RSSI
INV
VTH
LOP
FIL+ FIL-
PHADJ+
DDI+
DDI-
INSEL
ADI-
ADI+
PHADJ-
1.18V
SDO+
SDO-
PECL
V
CC
V
CC
6k
6k
PECL
PECL
SCLKO+
SCLKO-
OLC+
OLC-
Figure 1. Functional Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3675ECJ | 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3676EHJ | 622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3676 | 622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3736 | 3.2Gbps, Low-Power, Compact, SFP Laser Driver |
| MAX3736ETE | 3.2Gbps, Low-Power, Compact, SFP Laser Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3675E/D | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3675E/D DIE | 制造商:Maxim Integrated Products 功能描述: |
| MAX3675ECJ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3675ECJ.B50011 | 制造商:Maxim Integrated Products 功能描述: |
| MAX3675ECJ.G044 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。