- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384665 > MAX3675 (Maxim Integrated Products, Inc.) 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier PDF資料下載
參數(shù)資料
| 型號： | MAX3675 |
| 廠商： | Maxim Integrated Products, Inc. |
| 元件分類： | 運(yùn)動控制電子 |
| 英文描述： | 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| 中文描述： | 622Mbps、低功耗、3.3V時(shí)鐘恢復(fù)與數(shù)據(jù)再定時(shí)IC，帶有限幅放大器 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 190K |
| 代理商： | MAX3675 |
M
622Mbps, Low-Power, 3.3V Cloc k-Rec overy
and Data-Retiming IC with Limiting Amplifier
12
______________________________________________________________________________________
Optical receivers, incorporating transimpedance
preamplifiers and limiting postamplifiers, can signifi-
cantly clean up the effects of dispersion and attenua-
tion. In addition, these amplifiers can provide fast
transitions with minimal aberrations to the subsequent
clock and data-recovery (CDR) blocks. However, these
stages also add distortions to the midpoint crossing,
contributing to timing jitter. Timing jitter is one of the
most critical technical issues to consider when devel-
oping optical receivers and CDR circuits.
A better understanding of the different sources of jitter
helps in the design and application of optical receiver
modules and integrated CDR solutions. SDH/SONET
specifications are well defined regarding the amount of
jitter tolerance allowed at the inputs of optical receivers,
as well as jitter peaking requirements, but they do little
to define the different sources of jitter. The jitter that
must be tolerated at an optical receiver input involves
three significant sources, all of which are present in
varying degrees in typical receiver systems:
1) Random jitter (RJ )
2) Pattern-dependent jitter (PDJ )
3) Pulse-width distortion (PWD)
Random Jitter (RJ)
RJ is caused by random noise present during edge
transitions (Figure 8). This random noise results in ran-
dom midpoint crossings. All electrical systems gener-
ate some random noise; however, the faster the speed
of the transitions, the lower the effect of noise on ran-
dom jitter. The following equation is a simple worst-
case estimation of random jitter:
RJ (rms) = (rms noise) / (slew rate)
Pattern-Dependent Jitter (PDJ)
PDJ results from wide variations in the number of con-
secutive bits contained in NRZ data streams working
against the bandwidth requirements of the receiver
(Figure 9). The location of the lower -3dB cutoff fre-
quency is important, and must be set to pass the low
frequencies associated with long consecutive bit
streams. AC coupling is common in optical receiver
design.
When using a limiting preamplifier with a highpass fre-
quency response, select the input AC-coupling capaci-
tor, C
IN
, to provide a low-frequency cutoff (f
C
) one
decade lower than the preamplifier low-frequency cut-
off. As a result, the PDJ is dominated by the low-
frequency cutoff of the preamplifier.
When using a preamplifier without a highpass response
with the MAX3675, the following equation provides a
good starting point for choosing C
IN
:
where t
L
= duration of the longest run of consecutive
bits of the same value (seconds); PDJ = maximum
C
-t
1.25k
(
In
)
PDJ BW
.
0 5
IN
L
(
≥
)
1
MIDPOINT
MIDPOINT
RANDOM
JITTER
ACTUAL
MIDPOINT
CROSSING
DESIRED
MIDPOINT
CROSSING
0–1
TRANSITION
WITH RANDOM
NOISE
TIME
A
Figure 8. Random J itter on Edge Transition
A
TIME
MIDPOINT
LONG
CONSECUTIVE
BIT STREAM
0-1-0 BIT STREAM
LF DROOP
LF PDJ
Figure 9. Pattern-Dependent J itter Due to Low-Frequency
Cutoff
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3675ECJ | 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3676EHJ | 622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3676 | 622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier |
| MAX3736 | 3.2Gbps, Low-Power, Compact, SFP Laser Driver |
| MAX3736ETE | 3.2Gbps, Low-Power, Compact, SFP Laser Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3675E/D | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3675E/D DIE | 制造商:Maxim Integrated Products 功能描述: |
| MAX3675ECJ | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3675ECJ.B50011 | 制造商:Maxim Integrated Products 功能描述: |
| MAX3675ECJ.G044 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。