- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385522 > MAX16032ETM (Maxim Integrated Products, Inc.) EEPROM-Based System Monitors with Nonvolatile Fault Memory PDF資料下載
參數(shù)資料
| 型號： | MAX16032ETM |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | EEPROM-Based System Monitors with Nonvolatile Fault Memory |
| 中文描述： | 基于EEPROM的非易失性內(nèi)存系統(tǒng)顯示器故障 |
| 文件頁數(shù)： | 39/42頁 |
| 文件大小： | 396K |
| 代理商： | MAX16032ETM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁
M
EEPROM-Based System Monitors
with Nonvolatile Fault Memory
______________________________________________________________________________________
39
USERCODE:
When the USERCODE instruction is
latched into the parallel instruction register, the user-
code data register is selected. The device user code is
loaded into the user-code data register on the rising
edge of TCK following entry into the capture-DR state.
Shift-DR is used to shift the user code out serially
through TDO. See Table 18.
LOAD ADDRESS:
This is an extension to the standard
IEEE 1149.1 instruction set to support access to the
memory in the MAX16031/MAX16032. When the LOAD
ADDRESS instruction is latched into the instruction reg-
ister, TDI connects to TDO through the 8-bit memory
address test data register during the shift-DR state.
READ:
This is an extension to the standard IEEE
1149.1 instruction set to support access to the memory
in the MAX16031/MAX16032. When the READ instruc-
tion is latched into the instruction register, TDI connects
to TDO through the 8-bit memory read test data register
during the shift-DR state.
WRITE:
This is an extension to the standard IEEE
1149.1 instruction set to support access to the memory
in the MAX16031/MAX16032. When the WRITE instruc-
tion is latched into the instruction register, TDI connects
to TDO through the 8-bit memory write test data regis-
ter during the shift-DR state.
REBOOT:
This is an extension to the standard IEEE
1149.1 instruction set to initiate a software-controlled
reset to the MAX16031/MAX16032. When the REBOOT
instruction is latched into the instruction register, the
MAX16031/MAX16032 reset and immediately begin
their boot-up sequence.
SAVE:
This is an extension to the standard IEEE 1149.1
instruction set that triggers a fault log. When the SAVE
instruction is latched into the instruction register, the
MAX16031/MAX16032 copy fault information from reg-
isters to EEPROM.
Boundary Scan
The boundary scan feature allows access to all the dig-
ital I/O connections of the MAX16031/MAX16032. If the
sample/preload or the EXTEST instruction is loaded into
the instruction register, TDI connects to TDO through
the 198-bit boundary scan register. Each digital I/O pin
corresponds to 1 bit (or 2 bits, in the case of the A0
and A1 pins) of the boundary scan register. The rest of
the boundary scan bits are reserved and are loaded
with zeros.
When the sample/preload instruction is executed, the
current state of the digital outputs is latched into the
boundary scan register and is shifted out through TDO.
This instruction may be executed without interrupting
normal operation of the part. When the EXTEST instruc-
tion is executed, the boundary scan register bits super-
sede the normal functionality of the I/O pins: an output
mirrors the state of the corresponding boundary scan
register bit.
Table 19 lists the function of each boundary scan regis-
ter bit. Since the I
2
C address select pins have three
possible states, 2 boundary scan register bits are
required to represent them. These bits are defined in
Table 20.
Applications Information
Layout and Bypassing
Bypass V
CC
, DBP, and ABP each with a 1μF capacitor
to GND. Bypass RBP with a 2.2μF capacitor to GND.
Avoid routing digital return currents through a sensitive
analog area, such as an analog supply input return
path or ABP’s bypass capacitor ground connection.
Use dedicated analog and digital ground planes.
MSB
D.C. (don’t cares)
I
2
C/SMBus
Slave Address
User identification
(firmware version)
00000000000000000
See Table 15
r5Eh[7:0] contents
Table 18. 32-Bit User-Code Data
MSB
LSB
Version (4 bits)
0000
Device ID (16 bits)
0000000000000001
Manufacturer ID (11 bits)
00011001011
Fixed value (1 bit)
1
Table 17. 32-Bit Identification Code
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX160 | 8 Bits ADC(8位，4μs,單通道ADC) |
| MAX1620 | Digitally Adjustable LCD Bias Supplies(數(shù)字可調(diào)LCD Bias電源) |
| MAX1621 | Digitally Adjustable LCD Bias Supplies(數(shù)字可調(diào)LCD Bias電源) |
| MAX1626 | 5V/3.3V or Adjustable, 100% Duty-Cycle, High-Efficiency, Step-Down DC-DC Controllers(降壓型,輸出電壓5V/3.3V，輸出電流2A的DC-DC變換器) |
| MAX1627 | 5V/3.3V or Adjustable, 100% Duty-Cycle, High-Efficiency, Step-Down DC-DC Controllers(降壓型,輸出電壓5V/3.3V，輸出電流2A的DC-DC變換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX16032ETM+ | 功能描述:監(jiān)控電路 EEPROM-Based w/NV Fault Memory RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16032ETM+T | 功能描述:監(jiān)控電路 EEPROM-Based w/NV Fault Memory RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16033LLB23+ | 制造商:Maxim Integrated Products 功能描述:VOLT SUPERVISOR MONITOR 2.32V 10PIN UDFN - Rail/Tube |
| MAX16033LLB23+T | 功能描述:監(jiān)控電路 Battery Backup 2.5V-Ep RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16033LLB26+ | 制造商:Maxim Integrated Products 功能描述:VOLT SUPERVISOR MONITOR 2.63V 10PIN UDFN - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。