- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2086 > MAX1198ECM+TD (Maxim Integrated Products)IC ADC 8BIT 100MSPS DL 48-TQFP PDF資料下載
參數(shù)資料
| 型號： | MAX1198ECM+TD |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT 100MSPS DL 48-TQFP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,000 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 100M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 314mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 供應商設(shè)備封裝： | 48-TQFP 裸露焊盤（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個單端，雙極；2 個差分，雙極 |
MAX1198
The MAX1198 clock input operates with a voltage thresh-
old set to VDD/2. Clock inputs with a duty cycle other
than 50% must meet the specifications for high and low
periods as stated in the Electrical Characteristics table.
System Timing Requirements
Figure 3 depicts the relationship between the clock
input, analog input, and data output. The MAX1198
samples at the rising edge of the input clock. Output
data for channels A and B is valid on the next rising
edge of the input clock. The output data has an internal
latency of five clock cycles. Figure 3 also determines
the relationship between the input clock parameters
and the valid output data on channels A and B.
Digital Output Data (D0A/B–D7A/B), Output
Data Format Selection (T/B), Output
Enable (
OE)
All digital outputs, D0A–D7A (channel A) and D0B–D7B
(channel B), are TTL/CMOS-logic compatible. There is a
five-clock-cycle latency between any particular sample
and its corresponding output data. The output
coding can either be straight offset binary or two’s com-
plement (Table 1) controlled by a single pin (T/B). Pull
T/B low to select offset binary and high to activate two’s
complement output coding. The capacitive load on the
digital outputs D0A–D7A and D0B–D7B should be kept
as low as possible (<15pF), to avoid large digital cur-
rents that could feed back into the analog portion of the
MAX1198, thereby degrading its dynamic performance.
Using buffers on the digital outputs of the ADCs can fur-
ther isolate the digital outputs from heavy capacitive
loads. To further improve the dynamic performance of
the MAX1198, small-series resistors (e.g., 100
) may
be added to the digital output paths close to the
MAX1198.
Figure 4 displays the timing relationship between out-
put enable and data output valid, as well as power-
down/wakeup and data output valid.
Power-Down and Sleep Modes
The MAX1198 offers two power-save modes—sleep
mode (SLEEP) and full power-down (PD) mode. In
sleep mode (SLEEP = 1), only the reference bias circuit
is active (both ADCs are disabled), and current con-
sumption is reduced to 3.2mA.
To enter full power-down mode, pull PD high. With OE
simultaneously low, all outputs are latched at the last
value prior to power-down. Pulling OE high forces the
digital outputs into a high-impedance state.
Applications Information
Figure 5 depicts a typical application circuit containing
two single-ended-to-differential converters. The internal
reference provides a VDD/2 output voltage for level-
shifting purposes. The input is buffered and then split
to a voltage follower and inverter. One lowpass filter per
amplifier suppresses some of the wideband noise
associated with high-speed op amps. The user can
select the RISO and CIN values to optimize the filter per-
formance, to suit a particular application. For the appli-
cation in Figure 5, a RISO of 50
is placed before the
capacitive load to prevent ringing and oscillation. The
22pF CIN capacitor acts as a small filter capacitor.
Using Transformer Coupling
An RF transformer (Figure 6) provides an excellent
solution to convert a single-ended source signal to a
fully differential signal, required by the MAX1198 for
optimum performance. Connecting the center tap of the
transformer to COM provides a VDD/2 DC level shift to
the input. Although a 1:1 transformer is shown, a step-
up transformer can be selected to reduce the drive
Dual, 8-Bit, 100Msps, 3.3V, Low-Power ADC
with Internal Reference and Parallel Outputs
14
______________________________________________________________________________________
OUTPUT
D7A–D0A
OE
tDISABLE
tENABLE
HIGH-Z
VALID DATA
OUTPUT
D7B–D0B
HIGH-Z
VALID DATA
Figure 4. Output Timing Diagram
STRAIGHT
OFFSET
BINARY
TWO’S
COMPLEMENT
DIFFERENTIAL
INPUT
VOLTAGE*
DIFFERENTIAL
INPUT
T/B = 0
T/B = 1
VREF x 255/256
+Full Scale
- 1LSB
1111 1111
0111 1111
VREF x 1/256
+1LSB
1000 0001
0000 0001
0
Bipolar Zero
1000 0000
0000 0000
-VREF x 1/256
-1LSB
0111 1111
1111 1111
-VREF x 255/256
-Full Scale
+ 1LSB
0000 0001
1000 0001
-VREF x 256/256
-Full Scale
0000 0000
1000 0000
Table 1. MAX1198 Output Codes For
Differential Inputs
*VREF = VREFP - VREFN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1204AEPP+ | IC ADC 10BIT 8CH 20-DIP |
| MAX120ENG+ | IC ADC 12BIT 500KSPS 24-DIP |
| MAX1224CTC+T | IC ADC 12BIT 1.5MSPS 12-TQFN |
| MAX1230ACEG+T | IC ADC 12BIT 300KSPS 24-QSOP |
| MAX1231ACEG+T | IC ADC 12BIT 300KSPS 24-QSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1198EVKIT | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX11G | 制造商:Aavid Thermalloy 功能描述:METALIC HEAT SINK CLIP |
| MAX11NG | 功能描述:散熱片 MaxClip TO220/Max220 9lb 24.7x12mm RoHS:否 制造商:Ampro By ADLINK 產(chǎn)品:Heat Sink Accessories 安裝風格:Through Hole 散熱片材料: 散熱片樣式: 熱阻: 長度: 寬度: 高度: 設(shè)計目的:Express-HRR |
| MAX12 | 制造商:Aavid Thermalloy 功能描述:CBL ACC LOW FORCE CLIP - Bulk 制造商:Lanzar 功能描述:4Ohm 1000W Peak 12 Paper Cone Woofer 制造商:LANZAR 功能描述:12 PAPER CONE WOOFER 4OHM 1000W PEAK 制造商:Aavid Thermalloy 功能描述:Thrml Mgmt Access Heat Sink Clip |
| MAX12000ETB+ | 制造商:Maxim Integrated Products 功能描述:1575MHZ GPS FRONT-END AMPLIFIER - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。