參數(shù)資料
型號: MAX11359AETL+T
廠商: Maxim Integrated Products
文件頁數(shù): 48/67頁
文件大小: 0K
描述: IC DAS SYSTEM 16BIT 40-TQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
類型: 數(shù)據(jù)采集系統(tǒng)(DAS)
分辨率(位): 16 b
采樣率(每秒): 512
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
電壓電源: 模擬和數(shù)字
電源電壓: 1.8 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 40-TQFN-EP(6x6)
包裝: 帶卷 (TR)
MAX11359A
16-Bit Data-Acquisition System with ADC, DAC,
UPIOs, RTC, Voltage Monitors, and Temp Sensor
52
Maxim Integrated
The switch-control register controls the two SPDT
switches (SPDT1 and SPDT2) and the DACA output
buffer SPST switch (SWA). Control this switch by the
serial bits in this register, by any of the UPIO pins that
are enabled for that function, or by the PWM.
SWA: DACA output buffer SPST-switch A control bit.
The SWA bit, the UPIO inputs (if configured), and the
PWM (if configured) control the state of the SWA switch
as shown in Table 17. The UPIO_ states of 0 and 1 in the
table correspond to respective deasserted and asserted
logic states as defined by the ALH_ bit of the
UPIO_CTRL register. If a UPIO is not configured for this
mode, its value applied to the table is 0. The PWM states
of 0 and 1 in the table correspond to the respective
PWM off (or low) and on (or high) states defined by the
SWAH and SWAL bits (see the
PWM_CTRL Register
section). If the PWM is not configured for this mode, its
value applied to the table is 0. The power-on default is 0.
SPDT1<1:0>: Single-pole double-throw switch 1 control
bits. The SPDT1<1:0> bits, the UPIO pins (if config-
ured), and the PWM (if configured) control the state of
the switch as shown in Table 18. The UPIO_ states of 0
and 1 in the table correspond to respective deasserted
and asserted logic states as defined by the ALH_ bit of
the UPIO_CTRL register. If a UPIO is not configured for
this mode, its value applied to Table 18 is 0. The PWM
states of 0 and 1 in Table 18 correspond to the respec-
tive PWM off (low) and on (high) states defined by the
SPD1 bit in the PWM_CTRL register. If the PWM is not
configured for this mode, its value applied to Table 18
is 0. The power-on default is 00.
SPDT2<1:0>: Single-pole double-throw switch 2 control
bits. The SPDT2<1:0> bits, the UPIO pins (if config-
ured), and the PWM (if configured) control the state of
the switch as shown in Table 19. The UPIO_ states of 0
and 1 in the table correspond to respective deasserted
and asserted logic states as defined by the ALH_ bit in
the UPIO_CTRL register. If a UPIO is not configured for
this mode, its value applied to Table 19 is 0. The PWM
states of 0 and 1 in Table 19 correspond to the respec-
tive PWM off (low) and on (high) states defined by the
SPD2 bit in the PWM_CTRL register. If the PWM is not
configured for this mode, its value applied to Table 19 is
0. The power-on default is 00.
MSB
LSB
SWA
X
SPDT11
SPDT10
SPDT21
SPDT20
X
SW_CTRL Register (Power-On State: 0000 00XX)
SWA BIT*
UPIO_*
PWM*
SWA SWITCH STATE
0
Switch open
X
1
Switch closed
X
1
X
Switch closed
1
X
Switch closed
Table 17. SWA States
X = Don’t care.
*
Switch SW_ control is effectively an OR of the SW_ bit, UPIO
pins, and PWM.
SPDT1<1:0>
UPIO_*
PWM*
SPDT1 SWITCH STATE
0
SNO1 open, SNC1 open
0
X
1
SNO1 closed, SNC1 closed
0
X
1
X
SNO1 closed, SNC1 closed
0
1
X
SNO1 closed, SNC1 closed
1
0
SNC1 closed, SNO1 open
1
X
1
SNC1 open, SNO1 closed
1
X
1
X
SNC1 open, SNO1 closed
1
X
SNC1 open, SNO1 closed
Table 18. SPDT Switch 1 States
X = Don’t care.
*
Switch SPDT1 control is effectively an OR of the SPDT10 bit, the
UPIO pins, and the PWM output. The SPDT11 bit determines if
the switches open and close together or if they toggle.
SPDT2<1:0>
UPIO_* PWM* SPDT2 SWITCH STATE
0
SNO2 open, SNC2 open
0
X
1
SNO2 closed, SNC2 closed
0
X
1
X
SNO2 closed, SNC2 closed
0
1
X
SNO2 closed, SNC2 closed
1
0
SNC2 closed, SNO2 open
1
X
1
SNC2 open, SNO2 closed
1
X
1
X
SNC2 open, SNO2 closed
1
X
SNC2 open, SNO2 closed
Table 19. SPDT Switch 2 States
X = Don’t care.
*
Switch SPDT2 control is effectively an OR of the SPDT20 bit, the
UPIO pins, and the PWM output. The SPDT21 bit determines if
the switches open and close together or if they toggle.
相關(guān)PDF資料
PDF描述
MAX115CAX+ IC DAS SYSTEM 12BIT 36-SSOP
MAX1221BETX+T IC ADC/DAC 12BIT W/FIFO 36TQFNEP
MAX1257BETM+T IC ADC/DAC 12BIT 48-TQFN
MAX125CCAX+D IC DAS 14BIT 2X4CH 36-SSOP
MAX1271AENG+ IC ADC 12BIT 8CH 24-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1135BCAP 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1135BCAP+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 150ksps 3.3V Single Supply RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1135BCAP+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 150ksps 3.3V Single Supply RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1135BCAP-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1135BEAP 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32