- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9827 > MAX1124EGK+TD (Maxim Integrated Products)IC ADC 10BIT PAR 250MSPS 68QFN PDF資料下載
參數(shù)資料
| 型號： | MAX1124EGK+TD |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 16/17頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT PAR 250MSPS 68QFN |
| 標準包裝： | 2,500 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 250M |
| 數(shù)據(jù)接口： | LVDS，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 657mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應商設備封裝： | * |
| 包裝： | * |
| 輸入數(shù)目和類型： | 1 個單端，單極；1 個差分，單極 |
MAX1124
1.8V, 10-Bit, 250Msps Analog-to-Digital Converter
with LVDS Outputs for Wideband Applications
8
_______________________________________________________________________________________
Pin Description
PIN
NAME
FUNCTION
1, 6, 11–14, 20,
25, 62, 63, 65
AVCC
Analog Supply Voltage. Bypass each pin with a 0.1F capacitor for best decoupling results.
2, 5, 7, 10, 15, 16,
18, 19, 21, 24, 64,
66, 67, EP
AGND
Analog Converter Ground. Connect the converter’s exposed pad (EP) to AGND.
3
REFIO
Ω resistor, this I/O port allows
an external reference source to be connected to the MAX1124. With REFADJ pulled low
through the same 1k
Ω resistor, the internal 1.23V bandgap reference is active.
4
REFADJ
Reference-Adjust Input. REFADJ allows for full-scale range adjustments by placing a resistor
or trim potentiometer between REFADJ and AGND (decreases FS range) or REFADJ and
REFIO (increases FS range). If REFADJ is connected to AVCC through a 1k
Ω resistor, the
internal reference can be overdriven with an external source connected to REFIO. If REFADJ
is connected to AGND through a 1k
Ω resistor, the internal reference is used to determine the
full-scale range of the data converter.
8
INP
Positive Analog Input Terminal
9
INN
Negative Analog Input Terminal
17
CLKDIV
Clock Divider Input. This LVCMOS-compatible input controls which speed the converter’s
digital outputs are updated. CLKDIV has an internal pulldown resistor.
CLKDIV = 0: ADC updates digital outputs at one-half the input clock rate.
CLKDIV = 1: ADC updates digital outputs at the input clock rate.
22
CLKP
True Clock Input. This input requires an LVDS-compatible input level to maintain the
converter’s excellent performance.
23
CLKN
Complementary Clock Input. This input requires an LVDS-compatible input level to maintain
the converter’s excellent performance.
50
58
57
59
55
54
56
52
51
53
60
30
48
54
36
42
60
66
72
SINAD vs. CLOCK DUTY CYCLE (fIN = 1.8148MHz,
fSAMPLE = 249.856MHz, AIN = -0.5dBFS)
MAX1124
toc27
CLOCK DUTY CYCLE (%)
SINAD
(dB)
-100
-80
-90
-60
-70
-50
-40
5
101520253035
NOISE POWER RATIO PLOT
MAX1124
toc28
ANALOG INPUT FREQUENCY (MHz)
POWER
SPECTRAL
DENSITY
(dB)
fSAMPLE = 250MHz
fNOTCH = 28.8MHz
NPR = 54.8dB
Typical Operating Characteristics (continued)
(AVCC = OVCC = 1.8V, VAGND = VOGND = 0, fSAMPLE = 250.0057MHz, -0.5dBFS; see TOCs for detailed information on test condi-
tions, differential input drive, differential sine-wave clock input drive, 0.1F capacitor on REFIO, internal reference, digital output pins
differential RL = 100Ω, TA = +25°C.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-25N-MX-F2 | CONVERTER MOD DC/DC 18.5V 75W |
| VE-J6R-MX-F2 | CONVERTER MOD DC/DC 7.5V 75W |
| D38999/20WE6PB | CONN RCPT 6POS WALL MNT W/PINS |
| VE-25M-MX-F4 | CONVERTER MOD DC/DC 10V 75W |
| VE-J6M-MX-F4 | CONVERTER MOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1124EVKIT | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Evaluation Kit for the MAX1121 MAX1122 MAX1123 MAX1124 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX1125 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 300Msps Flash ADC |
| MAX1125AIBH | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 300Msps Flash ADC |
| MAX1125AIDO | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 300Msps Flash ADC |
| MAX1125BIBH | 制造商:Maxim Integrated Products 功能描述:44 PIN COUNT UCSP PACKAGE TYPE - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。