- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383307 > MA17503 (Dynex Semiconductor Ltd.) Radiation Hard MIL-STD-1750A Interrupt Unit PDF資料下載
參數(shù)資料
| 型號： | MA17503 |
| 廠商： | Dynex Semiconductor Ltd. |
| 英文描述： | Radiation Hard MIL-STD-1750A Interrupt Unit |
| 中文描述： | 輻射硬的MIL - STD - 1750A中斷組 |
| 文件頁數(shù)： | 10/34頁 |
| 文件大?。?/td> | 373K |
| 代理商： | MA17503 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
MA17503
10/34
BIT
Test Coverage
BIT Fail Codes (FT13, 14, 15)
Cycles
Microcode Sequencer
IB Register Control
Barrel Shifter
Byte Operations and Flags
1
100
221
Temporary Registers (T0 - T7)
Macrocode Flags
MuItlply
Divide
2
101
166
3
Interrupt Unit - MK, Pl, FT
Enable/Disable Interrupts
111
214
Status Word Control
User Flags
General Registers (R0 - R15)
4
110
154
5
Timer A
Timer B
111
763
-
BIT Pass/Fail Overhead
-
26
Note:
BIT pass is indicated by all zeros in FT bits 13, 14, and 15
Table 4: MAS281 BIT Summary
4.2 INSTRUCTION EXECUTION
The MAS281 chip set will begin instruction execution upon
the completion of initialization. The instruction execution
operations that involve the Interrupt Unit are: (1) internal CPU
cycles, (2) memory transfers, and (3) input/output transfers.
Instruction execution can be interrupted at the end of any
individual machine cycle by a DMA request (DMARN low with
DMAE high) or at the conclusion of any given instruction by an
lnterrupt or Hold state request.
4.2.1 Internal CPU Cycles
Microcode controlled lU functions are classified as internal
CPU cycles. The lU interprets the three microcode bits, 4, 5,
and 6, as a three bit instruction used for control of the FT,
internal DMA interface, NPU discrete, and the interrupt priority
vector code. The command is latched into the lU at the
SYNCLKN high-to-low transition and decoded into control
signals if INTREN is low. During these machine cycles,
SYNCLKN is six (EU)OSC periods long. During internal CPU
cycles, DSN and M/lON are held high by the Execution Unit,
causing the lU to hold DDN high. Microcode bits 4, 5, and 6 are
not latched or decoded during DMA or the Hold state (DMAKN
or HLDAKN low).
4.2.2 Memory Transfers
The IU takes a passive role during memory transfers, i.e., it
only controls the DDN signal. Microcode bits 4, 5, and 6 are
latched by the SYNCLKN high-to-low transition then bits 5 and
6 are decoded to control the DDN control signal in concert with
DSN. lf bits 5 and 6 are high (indicating a write), DSN is kept
from affecting DDN, which remains high for the entire cycle. If
either bit 5 or 6 is low, DSN is allowed to control DDN, which
becomes a delayed version of DSN.
4.2.3 Input/Output Transfers
The IU monitors all AD Bus traffic and controls the DDN
output as specified. During cycles where M/ION is low, the IU
decodes the address/command portion (SYNCLKN high) of the
machine cycle. If one of the commands listed in Table 2 is
encountered, the specific action takes place at the following
SYNCLKN high-to-low transition; the exceptions being “GO”
and “RCW”. “GO” resets the Trigger-Go Timer at the SYNCLKN
low-to-high transition and “RCW” drops CONFWN low during
DSN low.
The read and write status word commands (“RSW”,
“WSW’’) cause lRDYN to drop low to complete the EU/
MMU(BPU) machine cycle. IU decoded l/O command cycles
are six (EU)OSC periods long (except for “RCW’’, there are five
(EU)OSC periods).
4.3 INTERRUPT SERVICING
Nine user interrupt inputs and one dedicated input (OVIN)
are provided for programmed response to asynchronous
system events. A low on any of these inputs will be detected at
the high-to-low transition of SYNCLKN and latched into the Pl
register on the following SYNCLKN high-to-low transition (with
the exception of INT02N which is latched into Pl when lNT02N
is first detected). This always occurs whether interrupts are
enabled or disabled, or whether specific interrupts are masked
or unmasked. (Because INT02N is captured asynchronously, it
is possible under rare conditions for the PI bit 2 to remain set
after INT02N has been serviced, causing double servicing of
the one interrupt. To prevent this, bit 2 of the PI should be
cleared at the end of the user service routine).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MA1916 | Radiation Hard Reed-Solomon & Convolution Encoder |
| MA28139 | OBDH Bus Terminal |
| MA28140 | Packet Telecommand Decoder |
| MA28151 | Radiation hard Programmable Communication Interface |
| MA28155 | Radiation Hard Programmable Peripheral Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MA1751E12B1+6-FSR-EM | 制造商:Mechatronics Fan Group 功能描述: |
| MA1751E12B-FSR | 功能描述:FAN AXIAL 172X150X51MM 12VDC 制造商:mechatronics fan group 系列:MA1751 零件狀態(tài):有效 電壓 - 額定:12VDC 大小/尺寸:矩形/圓形 - 172mm 長 x 150mm 高 寬度:50.80mm 氣流:269.2 CFM(7.62m3/min) 靜壓力:0.670 英寸水柱（166.9 Pa） 軸承類型:滾珠 風(fēng)扇類型:管軸式 特性:- 噪聲:61 dB（A） 功率（W）:- RPM:3150 RPM 端接:2 引線 侵入防護(hù):- 工作溫度:- 認(rèn)可:UL 額定電流:2.2A 電壓范圍:- 材料 - 框架:鋁 材料 - 刀片:聚對苯二甲酸丁二酯（PBT） 重量:1.6 磅（725.7g） 標(biāo)準(zhǔn)包裝:20 |
| MA1751E24B-FSR | 功能描述:AXIAL FAN 172X150X51MM 24VDC 制造商:mechatronics fan group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| MA1751E48B2-FSR-TTL | 功能描述:AXIAL FAN 172X150X51MM 48VDC LOC 制造商:mechatronics fan group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| MA1751H24B1+6-FSR | 功能描述:AXIAL FAN 172X150X51MM 24VDC TAC 制造商:mechatronics fan group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。