- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16967 > MA160014 (Microchip Technology)MOD PLUG-IN 44PIN PIC18LF45K22 PDF資料下載
參數(shù)資料
| 型號： | MA160014 |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 35/71頁 |
| 文件大?。?/td> | 0K |
| 描述： | MOD PLUG-IN 44PIN PIC18LF45K22 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PIC® XLP™ 18F |
| 附件類型： | 插拔式模塊（PIM）- PIC18LF45K22 |
| 適用于相關(guān)產(chǎn)品： | PICDEM PIC18 Explorer，DM183032 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
PIC18(L)F2X/4XK22
DS41412E-page 40
2010-2012 Microchip Technology Inc.
2.9
Effects of Power-Managed Modes
on the Various Clock Sources
For more information about the modes discussed in this
section see Section 3.0 “Power-Managed Modes”. A
quick reference list is also available in Table 3-1.
When PRI_IDLE mode is selected, the designated
primary oscillator continues to run without interruption.
For all other power-managed modes, the oscillator
using the OSC1 pin is disabled. The OSC1 pin (and
OSC2 pin, if used by the oscillator) will stop oscillating.
In
secondary
clock
modes
(SEC_RUN
and
SEC_IDLE), the secondary oscillator (SOSC) is
operating
and providing
the
device
clock.
The
secondary oscillator may also run in all power-
managed modes if required to clock Timer1, Timer3 or
Timer5.
In internal oscillator modes (INTOSC_RUN and
INTOSC_IDLE), the internal oscillator block provides
the device clock source. The 31.25 kHz LFINTOSC
output can be used directly to provide the clock and
may be enabled to support various special features,
regardless
of
the
power-managed
mode
(see
information on WDT, Fail-Safe Clock Monitor and Two-
Speed Start-up). The HFINTOSC and MFINTOSC
outputs may be used directly to clock the device or may
be divided down by the postscaler. The HFINTOSC
and MFINTOSC outputs are disabled when the clock is
provided directly from the LFINTOSC output.
When the Sleep mode is selected, all clock sources are
stopped. Since all the transistor switching currents
have been stopped, Sleep mode achieves the lowest
current consumption of the device (only leakage
currents).
Enabling any on-chip feature that will operate during
Sleep will increase the current consumed during Sleep.
The LFINTOSC is required to support WDT operation.
Other features may be operating that do not require a
device clock source (i.e., SSP slave, PSP, INTn pins
and others). Peripherals that may add significant
current consumption are listed in Section 27.8 “DC
2.10
Power-up Delays
Power-up delays are controlled by two timers, so that
no external Reset circuitry is required for most
applications. The delays ensure that the device is kept
in Reset until the device power supply is stable under
normal circumstances and the primary clock is
operating and stable. For additional information on
power-up delays, see Section 4.6 “Device Reset
The first timer is the Power-up Timer (PWRT), which
provides a fixed delay on power-up. It is enabled by
clearing (= 0) the PWRTEN Configuration bit.
The second timer is the Oscillator Start-up Timer
(OST), intended to keep the chip in Reset until the
crystal oscillator is stable (LP, XT and HS modes). The
OST does this by counting 1024 oscillator cycles
before allowing the oscillator to clock the device.
When the PLL is enabled with external oscillator
modes, the device is kept in Reset for an additional
2 ms, following the OST delay, so the PLL can lock to
the incoming clock frequency.
There is a delay of interval TCSD, following POR, while
the controller becomes ready to execute instructions.
This delay runs concurrently with any other delays.
This may be the only delay that occurs when any of the
EC, RC or INTIOSC modes are used as the primary
clock source.
When the HFINTOSC is selected as the primary clock,
the main system clock can be delayed until the
HFINTOSC is stable. This is user selectable by the
HFOFST bit of the CONFIG3H Configuration register.
When the HFOFST bit is cleared, the main system
clock is delayed until the HFINTOSC is stable. When
the HFOFST bit is set, the main system clock starts
immediately.
In either case, the HFIOFS bit of the OSCCON register
can be read to determine whether the HFINTOSC is
operating and stable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1-1589476-5 | CONN RCPT 15POS 30AWG 30IN |
| MAX1607ESA+T | IC SW USB CURRENT LIMIT 8SOIC |
| MA180023 | MODULE PLUG-IN PIC18F46J11 PIM |
| 1-1589476-8 | CONN RCPT 15POS 32AWG 24IN |
| 0210490389 | CABLE JUMPER 1.25MM .051M 32POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MA160015 | 功能描述:子卡和OEM板 PIC16LF1947 PIM RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MA160016 | 功能描述:子卡和OEM板 PIC16F1947 PIM RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MA161 | 制造商:Panasonic Industrial Company 功能描述:DIODE |
| MA16101BAN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MA16101BBN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。