參數(shù)資料
型號(hào)： M8813F3Y-90K1T
廠商： STMICROELECTRONICS
元件分類(lèi)： 微控制器/微處理器
英文描述： 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52
封裝： PLASTIC, LCC-52
文件頁(yè)數(shù)： 37/85頁(yè)
文件大?。?/td> 601K
代理商： M8813F3Y-90K1T
M88 FAMILY
42/85
Figu re 28. Peripheral I/O Mode
RD
PSEL0
PSEL1
PSEL
VM REGISTER BIT 7
WR
PA0 - PA7
D0 - D7
DATA BUS
AI02886
The PLD I/O Mode is specified in PSDabel by
declaring the port pins, and then writing an
equation assigning the PLD I/O to a port.
Address Out Mode
For microcontrollers with a multiplexed address/
data bus, Address Out Mode can be used to drive
latched addresses onto the port pins. These port
pins can, in turn, drive external devices. Either the
output enable or the corresponding bits of both the
Direction Register and Control Register must be
set to a ‘1’ for pins to use Address Out Mode. See
Table 24 for the address output pin assignments
on Ports A and B for various MCUs.
For non-multiplexed 8 bit bus mode, address lines
A[7:0] are available to Port B in Address Out
Mode.
Note: Do not drive address lines with Address Out
Mode to an external memory device if it is intended
for the MCU to boot from the external device. The
MCU must first boot from PSD memory so the
Direction and Control register bits can be set.
Address In Mode
For microcontrollers that have more than 16
address lines, the higher addresses can be
connected to Port A, B, C, and D. The address
input can be latched in the Input Macrocell by the
address strobe (ALE/AS). Any input that is
included in the DPLD equations for the PLD’s
Flash, EEPROM, or SRAM is considered to be an
address input.
Table 26. Port Pin Direction Control, Output Enable P.T. Not Defined
Table 27. Port Pin Direction Control, Output Enable P.T. Defined
Table 28. Port Direction Assignment Example
Direction Register Bit
Port Pin Mode
0
Input
1
Output
Direction Register Bit
Outpu t Enable P.T.
Port Pin Mode
0
Input
0
1
Output
1
0
Output
1
Output
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
00
0
1
相關(guān)PDF資料
PDF描述
M906-01-125.0000LF 125 MHz, OTHER CLOCK GENERATOR, CQCC36
M906-01-125.0000LF 125 MHz, OTHER CLOCK GENERATOR, CQCC36
M906-01-187.5000LF 187.5 MHz, OTHER CLOCK GENERATOR, CQCC36
M906-01I156.2500 156.25 MHz, OTHER CLOCK GENERATOR, CQCC36
M906-01I125.0000 125 MHz, OTHER CLOCK GENERATOR, CQCC36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M88141W-15K1T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:In-System Programmable ISP Multiple-Memory and Logic FLASHPSD Systems with CPLD for MCUs
M88141W-15K6T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:In-System Programmable ISP Multiple-Memory and Logic FLASHPSD Systems with CPLD for MCUs
M88141W-15T1T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:In-System Programmable ISP Multiple-Memory and Logic FLASHPSD Systems with CPLD for MCUs
M88141W-15T6T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:In-System Programmable ISP Multiple-Memory and Logic FLASHPSD Systems with CPLD for MCUs
M88141W-90K1T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:In-System Programmable ISP Multiple-Memory and Logic FLASHPSD Systems with CPLD for MCUs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*