參數(shù)資料
型號(hào)： M6MGT166S4BWG
廠商： Mitsubishi Electric Corporation
英文描述： Series RC1083 rocker switches rated to 15 amp and snap-in panel mount
中文描述： 3.3的CMOS只快閃記憶體
文件頁(yè)數(shù)： 4/30頁(yè)
文件大小： 259K
代理商： M6MGT166S4BWG
Apr. 1999 , Rev.1.7
MITSUBISHI LSIs
16,777,216-BIT (1,048,576 -WORD BY 16-BIT ) CMOS
3.3V-ONLY FLASH MEMORY &
4,194,304-BIT (262,144-WORD BY 16-BIT) CMOS SRAM
Stacked-CSP (Chip Scale Package)
M6MGB/T166S4BWG
FUNCTION
Deep Power-Down
When F-RP# is at VIL, the device is in the deep powerdown
mode and its power consumption is substantially low. During
read modes, the memory is deselected and the data
input/output are in a high-impedance(High-Z) state. After
return from powerdown, the CUI is reset to Read Array , and
the Status Register is cleared to value 80H.
During block erase or program modes, F-RP# low will abort
either operation. Memory array data of the block being altered
become invalid.
The Flash Memory of M6MGB/T166S4BWG includes on-chip
program/erase control circuitry. The Write State Machine (WSM)
controls block erase and byte/page program operations.
Operational modes are selected by the commands written to the
Command User Interface (CUI). The Status Register indicates the
status of the WSM and when the WSM successfully completes the
desired program or block erase operation.
A Deep Powerdown mode is enabled when the F-RP# pin is at
GND, minimizing power consumption.
Read
The Flash Memory of M6MGB/T166S4BWG has three read
modes, which accesses to the memory array, the Device Identifier
and the Status Register. The appropriate read command are
required to be written to the CUI. Upon initial device powerup or
after exit from deep powerdown, the Flash Memory automatically
resets to read array mode. In the read array mode, low level input
to F-CE# and F-OE#, high level input to F-WE# and F-RP#, and
address signals to the address inputs (F-A19-F-A17,A16-A0)
output the data of the addressed location to the data input/output (
D15-D0).
Write
Writes to the CUI enables reading of memory array data, device
identifiers and reading and clearing of the Status Register. They
also enable block erase and program. The CUI is written by
bringing F-WE# to low level, while F-CE# is at low level and F-OE#
is at high level. Address and data are latched on the earlier rising
edge of F-WE# and F-CE#. Standard micro-processor write
timings are used.
Standby
When F-CE# is at VIH, the device is in the standby mode and
its power consumption is reduced. Data input/output are in a
high-impedance(High-Z) state. If the memory is deselected
during block erase or program, the internal control circuits
remain active and the device consume normal active power
until the operation completes.
Alternating Background Operation (BGO)
The Flash Memory of M6MGB/T166S4BWG allows to read array
from one bank while the other bank operates in software
command write cycling or the erasing / programming operation in
the background. Read array operation with the other bank in BGO
is performed by changing the bank address without any additional
command. When the bank address points the bank in software
command write cycling or the erasing / programming operation,
the data is read out from the status register. The access time with
BGO is the same as the normal read operation.
Output Disable
When F-OE# is at VIH, output from the devices is disabled. Data
input/output are in a high-impedance(High-Z) state.
Automatic Power-Saving (APS)
The Automatic Power-Saving minimizes the power
consumption during read mode. The device automatically
turns to this mode when any addresses or F-CE# isn't
changed more than 200ns after the last alternation. The
power consumption becomes the same as the stand-by
mode. While in this mode, the output data is latched and can
be read out. New data is read out correctly when addresses
are changed.
4
相關(guān)PDF資料
PDF描述
M7085 PFM STEP-DOWN DC-DC CONTROLLER
M7085L-SM1-R PFM STEP-DOWN DC-DC CONTROLLER
M7085L-SM1-T PFM STEP-DOWN DC-DC CONTROLLER
M7085-SM1-R PFM STEP-DOWN DC-DC CONTROLLER
M7085-SM1-T PFM STEP-DOWN DC-DC CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M6MGT32BS4WG 制造商:-- 功能描述:ELECTRONIC COMPONENT
M6MGT331S4BKT 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:33,554,432-BIT (2,097,152 - WORD BY 16-BIT/4,194,304-WORD BY 8-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (262,144-WORD BY 16-BIT/524,288-WORD B
M6MGT331S8AKT 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:33,554,432-BIT (2,097,152 - WORD BY 16-BIT /4,194,304-WORD BY 8-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT /1,048,576-WORD BY 8-BI
M6MGT331S8BKT 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:33,554,432-BIT (2,097,152 - WORD BY 16-BIT /4,194,304-WORD BY 8-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT /1,048,576-WORD BY 8-BI
M6MMH-1006J 功能描述:IDC CABLE - MDM10H/MC10G/MDM10H RoHS:是 類別:電纜組件 >> 矩形 系列:- 產(chǎn)品目錄繪圖:CW Jumper Part Numbering C1EX Series 標(biāo)準(zhǔn)包裝:1 系列:- 連接器類型:卡邊至纜線（扁平） 位置數(shù):20 行數(shù):2 間距 - 連接器:0.100"（2.54mm） 間距 - 線纜:0.050"（1.27mm） 長(zhǎng)度:3.00'（914.40mm） 特點(diǎn):- 顏色:多色，帶狀 屏蔽:無(wú)屏蔽 使用:- 電纜端接:IDC 觸點(diǎn)表面涂層:金 觸點(diǎn)涂層厚度:10µin（0.25µm） 產(chǎn)品目錄頁(yè)面:35 (CN2011-ZH PDF) 其它名稱:C1EXG-2036MR505-36
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*