- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180233 > M5M5V216ATP-55HI 128K X 16 STANDARD SRAM, 55 ns, PDSO44 PDF資料下載
參數(shù)資料
| 型號(hào)： | M5M5V216ATP-55HI |
| 元件分類： | SRAM |
| 英文描述： | 128K X 16 STANDARD SRAM, 55 ns, PDSO44 |
| 封裝： | 0.400 INCH, TSOP2-44 |
| 文件頁(yè)數(shù)： | 9/11頁(yè) |
| 文件大?。?/td> | 156K |
| 代理商： | M5M5V216ATP-55HI |
M5M5V216ATP,RT
revision-03, 14.Jan.'03
2097152-BIT (131072-WORD BY 16-BIT) CMOS STATIC RAM
MITSUBISHI LSIs
4
AC ELECTRICAL CHARACTERISTICS
(Vcc=2.7 ~ 3.6V, unless otherwise noted)
1TTL
CL
DQ
Input rise time and f all time
Ref erence lev el
Output loads
2.7V~3.6V
VIH=2.4V,VIL=0.4V
VOH=VOL=1.5V
Transition is measured ±500mV f rom
steady state voltage.(f or ten,t dis)
5ns
Fig.1,CL=30pF
CL=5pF (for ten,tdis)
(1) TEST CONDITIONS
Supply v oltage
Input pulse
Fig.1 Output load
Including scope and
jig capacitance
Output disable time aft er S high
tCR
ns
ta(S)
ta(OE)
tdis(S)
tdis(OE)
ten(S)
ten(OE)
tV(A)
ta(A)
70
10
35
ns
(2) READ CYCLE
Symbol
Parameter
Limits
Units
Max
Min
Read cy cle time
Address access time
Chip select access time
Output enable access time
Data v alid time after address
ta(BC1)
ta(BC2)
By te control 1 access time
By te control 2 access time
tdis(BC1)
tdis(BC2)
Output disable time aft er BC1 high
Output disable time aft er BC2 high
Output disable time aft er OE high
ten(BC1)
ten(BC2)
Output enable time af ter BC1 low
Output enable time af ter BC2 low
Output enable time af ter S low
Output enable time af ter OE low
ns
70
25
10
5
10
(3) WRITE CYCLE
tsu(A-WH)
tCW
tw(W)
tsu(A)
tsu(S)
tsu(D)
th(D)
trec(W)
tdis(W)
tdis(OE)
ten(W)
ten(OE)
Chip select setup time
ns
70
ns
Symbol
Parameter
Limits
Units
Max
Min
Write cy cle time
Write pulse width
Address setup time
Address setup time with respect to W
By te control 1 setup time
Data setup time
Data hold time
Write recov ery time
Output disable time f rom OE high
Output enable time f rom W high
Output disable time f rom W low
Output enable time f rom OE low
ns
55
0
65
25
5
tsu(BC1)
tsu(BC2)
By te control 2 setup time
65
30
0
55
10
30
Max
Min
55
20
10
5
10
55
Max
Min
45
0
50
20
5
50
25
0
70HI
55HI
70HI
55HI
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5M5V408BTP-85H | 512K X 8 STANDARD SRAM, 85 ns, PDSO32 |
| M5M5V416CWG-70HI | 256K X 16 STANDARD SRAM, 70 ns, PBGA48 |
| M5R24TLJ800.0000MHZ | CRYSTAL OSCILLATOR, CLOCK, 800 MHz, LVDS OUTPUT |
| M5R28TPJ-R800.0000MHZ | CRYSTAL OSCILLATOR, CLOCK, 800 MHz, PECL OUTPUT |
| M5R75XQJ0.7500MHZ | CRYSTAL OSCILLATOR, CLOCK, 0.75 MHz, PECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M5M5V216ATP-55HI(#BT) | 制造商:Renesas Electronics Corporation 功能描述: |
| M5M5V216ATP-70HI | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:2097152-BIT (131072-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M5V216AWG | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2097152-BIT (131072-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M5V216AWG-55H | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2097152-BIT (131072-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M5V216AWG-55HI | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2097152-BIT (131072-WORD BY 16-BIT) CMOS STATIC RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。