- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M48T86MH1E (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | M48T86MH1E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| 封裝： | 0.330 INCH, ROHS COMPLIANT, PLASTIC, SOH-28 |
| 文件頁數(shù)： | 8/36頁 |
| 文件大小： | 352K |
| 代理商： | M48T86MH1E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Obsolete
Product(s)
- Obsolete
Product(s)
Clock operations
M48T86
3.3
Interrupts
The RTC plus RAM includes three separate, fully automatic sources of interrupt (alarm,
periodic, update-in-progress) available to a processor. The alarm interrupt can be
programmed to occur at rates from once per second to once per day. The periodic interrupt
can be selected from rates of 500 ms to 122 s. The update-ended interrupt can be used to
indicate that an update cycle has completed.
The processor program can select which interrupts, if any, are going to be used. Three bits
in Register B enable the interrupts. Writing a logic '1' to an interrupt-enable bit (Register B;
Bit 6 = PIE; Bit 5 = AIE; Bit 4 = UIE) permits an interrupt to be initialized when the event
occurs. A '0' in an interrupt-enable bit prohibits the IRQ pin from being asserted from that
interrupt condition. If an interrupt flag is already set when an interrupt is enabled, IRQ is
immediately set at an active level, although the interrupt initiating the event may have
occurred much earlier. As a result, there are cases where the program should clear such
earlier initiated interrupts before first enabling new interrupts.
When an interrupt event occurs, the related flag bit (Register C; Bit 6 = PF; Bit 5 = AF;
Bit 4 = UF) is set to a logic '1.' These flag bits are set independent of the state of the
corresponding enable bit in Register B and can be used in a polling mode without enabling
the corresponding enable bits. The interrupt flag bits are status bits which software can
interrogate as necessary.
When a flag is set, an indication is given to software that an interrupt event has occurred
since the flag bit was last read; however, care should be taken when using the flag bits as all
are cleared each time Register C is read. Double latching is included with Register C so that
bits which are set remain stable throughout the READ cycle. All bits which are set high are
cleared when read. Any new interrupts which are pending during the READ cycle are held
until after the cycle is completed. One, two, or three bits can be set when reading Register
C. Each utilized flag bit should be examined when read to ensure that no interrupts are lost.
The second flag bit usage method is with fully enabled interrupts. When an interrupt flag bit
is set and the corresponding enable bit is also set, the IRQ pin is asserted low. IRQ is
asserted as long as at least one of the three interrupt sources has its flag and enable bits
both set. The IRQF bit (Register C; Bit 7) is a '1' whenever the IRQ pin is being driven low.
Determination that the RTC initiated an interrupt is accomplished by reading Register C. A
logic '1' in the IRQF bit indicates that one or more interrupts have been initiated by the
M48T86. The act of reading Register C clears all active flag bits and the IRQF bit.
3.4
Periodic interrupt
The periodic interrupt will cause the IRQ pin to go to an active state from once every 500 ms
to once every 122 s. This function is separate from the alarm interrupt which can be output
from once per second to once per day. The periodic interrupt rate is selected using the same
Register A bits which select the square wave frequency (see Table 4 on page 18). Changing
the Register A bits affects both the square wave frequency and the periodic interrupt output.
However, each function has a separate enable bit in Register B. The periodic interrupt is
enabled by the PIE bit (Register B; Bit 6). The periodic interrupt can be used with software
counters to measure inputs, create output intervals, or await the next needed software
function.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M4T32-BR12SH1 | 1 TIMER(S), REAL TIME CLOCK, DSS4 |
| M50734FP-10 | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP72 |
| M50734SP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| M50930-XXXFP | 8-BIT, MROM, 4.3 MHz, MICROCONTROLLER, PQFP80 |
| M50931-XXXFP | 8-BIT, MROM, 4.3 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M48T86MH1F | 功能描述:實(shí)時時鐘 5 Volt PC Drop-In RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M48T86MH1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V PC real-time clock |
| M48T86PC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V PC REAL TIME CLOCK |
| M48T86PC1 | 功能描述:實(shí)時時鐘 5 Volt PC Drop-In RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M48T86PC1 | 制造商:STMicroelectronics 功能描述:IC - Real Time Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。