- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄296402 > M470L3224HU0-CA2 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號(hào)： | M470L3224HU0-CA2 |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封裝： | ROHS COMPLIANT, DIMM-184 |
| 文件頁(yè)數(shù)： | 3/15頁(yè) |
| 文件大?。?/td> | 175K |
| 代理商： | M470L3224HU0-CA2 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
DDR SDRAM
128MB, 256MB Unbuffered SODIMM
Rev. 1.0 November 2005
The following specification parameters are required in systems using DDR333, DDR266 devices to ensure proper system performance.
these characteristics are for system simulation purposes and are guaranteed by design.
Table 1 : Input Slew Rate for DQ, DQS, and DM
Table 2 : Input Setup & Hold Time Derating for Slew Rate
Table 3 : Input/Output Setup & Hold Time Derating for Slew Rate
Table 4 : Input/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate
Table 5 : Output Slew Rate Characteristice (X4, X8 Devices only)
Table 6 : Output Slew Rate Characteristice (X16 Devices only)
Table 7 : Output Slew Rate Matching Ratio Characteristics
AC CHARACTERISTICS
DDR333
DDR266
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
Units
Notes
DQ/DM/DQS input slew rate measured between
VIH(DC), VIL(DC) and VIL(DC), VIH(DC)
DCSLEW
TBD
V/ns
a, l
Input Slew Rate
tIS
tIH
Units
Notes
0.5 V/ns
0
ps
i
0.4 V/ns
+50
0
ps
i
0.3 V/ns
+100
0
ps
i
Input Slew Rate
tDS
tDH
Units
Notes
0.5 V/ns
0
ps
k
0.4 V/ns
+75
ps
k
0.3 V/ns
+150
ps
k
Delta Slew Rate
tDS
tDH
Units
Notes
+/- 0.0 V/ns
0
ps
j
+/- 0.25 V/ns
+50
ps
j
+/- 0.5 V/ns
+100
ps
j
Slew Rate Characteristic
Typical Range
(V/ns)
Minimum
(V/ns)
Maximum
(V/ns)
Notes
Pullup Slew Rate
1.2 ~ 2.5
1.0
4.5
a,c,d,f,g,h
Pulldown slew
1.2 ~ 2.5
1.0
4.5
b,c,d,f,g,h
Slew Rate Characteristic
Typical Range
(V/ns)
Minimum
(V/ns)
Maximum
(V/ns)
Notes
Pullup Slew Rate
1.2 ~ 2.5
0.7
5.0
a,c,d,f,g,h
Pulldown slew
1.2 ~ 2.5
0.7
5.0
b,c,d,f,g,h
AC CHARACTERISTICS
DDR333
DDR266
PARAMETER
MIN
MAX
MIN
MAX
Notes
Output Slew Rate Matching Ratio (Pullup to Pulldown)
TBD
e, l
13.0 System Characteristics for DDR SDRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50-04-30 | MINI DIN CONNECTOR |
| M50-1930005 | INTERCONNECTION DEVICE |
| M50-1920005 | INTERCONNECTION DEVICE |
| M50-3120445R | 8 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| M50-3150442R | 8 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M470L3224JU0 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Product Guide |
| M470L3324BT | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb B-die |
| M470L3324BT0-CA2 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb B-die |
| M470L3324BT0-CB0 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb B-die |
| M470L3324BT0-CB3 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb B-die |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。