192
3. APPE NDIX
MITS
UBISHI MICROCOMPUTER
3819 Group
3.3 Control registers
3819 Group USER’S MANUAL
Fig. 3.3.23 Structure of Zero cross detection control register
Fig. 3.3.24 Structure of Interrupt edge selection register
Interrupt edge selection register
b7 b6 b5 b4 b3 b2 b1 b0
b
0
Function
At reset
R W
0
1
2
3
0
0
0
Interrupt edge selecton reigster (INTEDGE) [Address:3A
16
]
Name
INT
0
interrupt edge selection
bit
INT
1
/ZCR interrupt edge
selection bit
INT
2
interrupt edge selection
bit
INT
3
interrupt edge selection
bit
INT
4
interrupt edge selection
bit
INT
4
/A-D conversion interrupt
switch bit
CNTR
0
pin active edge switch
bit
CNTR
1
pin active edge switch
bit
0 : Falling edge active
1 : Rising edge active
0 : Falling edge active
1 : Rising edge active
0 : Falling edge active
1 : Rising edge active
0 : Falling edge active
1 : Rising edge active
0 : Falling edge active
1 : Rising edge active
0 : INT
4
interrupt
1 : A-D conversion interrupt
0 : Falling edge active
1 : Rising edge active
0 : Falling edge active
1 : Rising edge active
4
0
5
6
7
0
0
0
Zero cross detection control register
b7 b6 b5 b4 b3 b2 b1 b0
B
0
Function
At reset
R W
0
1
2
3
4
5
6
7
0
0
0
0
0
0
Zero cross detection control register (ZCRCON) [Address:39
16
]
Name
Zero cross detection ON/OFF
selection bit
One-sided/both-sided edge
detection selection bit
Nothing is allocated for these bits. These are write disabled bits.
When these bits are read out, the values are "0."
Zero cross detection circuit
input bit (read-only)
0 : Without passing through zero
cross detection comparator
1 : Passing through zero
cross detection comparator
01 : f(X
IN
)/64 or f(X
CIN
)/64
10 : f(X
IN
)/128 or f(X
CIN
)/128
11 : f(X
IN
)/256 or f(X
CIN
)/256
0 : One-sided edge detection
1 : Both-sided edges detection (
Note
)
0 : Less than 0 V
1 : 0 V or more
b3 b2
Nothing is allocated for this bit. It is a write disabled bit.
When this bit is read out, the value is "0."
Noise filter sampling
clock selection bits
(INT
1
)
When the noise filter sampling clock selection bits (bits 2 and 3) of the Zero
cross detection control register (ZCRCON) (Address: 39
16
) is set to “00” (when
no noise filter is used), the both-sided edge detection function is not available.
Note :